Description

The Cool-ORing® PI2126 is a complete full-function Active ORing solution with a high-speed ORing MOSFET controller and a very low on-state resistance MOSFET designed for use in 12V Bus redundant power system architectures. The PI2126 Cool-ORing solution is offered in an extremely small, thermally enhanced 5mm x 7mm LGA package and can be used in high side Active ORing applications. The PI2126 enables extremely low power loss with fast dynamic response to fault conditions, critical for high availability systems.

The PI2126, with its 4.5mΩ internal MOSFET provides very high efficiency and low power loss during steady state operation. The PI2126 monitors the current direction in the MOSFET and will respond very fast to a reverse current due to input power source fault condition to prevent undesired high current build-up in the system. The PI2126 provides an active low fault flag output to the system during reverse current, excessive forward over-current and UVLO fault conditions.

Features

- Integrated High Performance 12A, 4.5mΩ MOSFET
- Very small, high density fully-optimized solution with simple PCB layout
- Fast dynamic response to power source failures, with 90ns reverse current turn-off delay time
- Accurate sensing capability to indicate system fault conditions (-6mV reverse threshold)
- Internal charge pump
- Fault Status output

Applications

- N+1 Redundant Power Systems
- Servers & High End Computing
- Telecom Systems
- High-side Active ORing

Package Information

The PI2126 is offered in the following package:

- 25-pin 5mm x 7mm thermally enhanced LGA package, achieving <11°C/W $R_{θJ-PCB}$

Typical Application:

**Figure 1:** PI2126 High Side Active ORing

**Figure 2:** PI2126 response time to an input short fault condition
# Pin Description

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Pin Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>1, 15, 16, 17, 22, 23, 24, 25</td>
<td><strong>Drain:</strong> The Drain of the internal N-channel MOSFET. Connect this pin to the output load.</td>
</tr>
<tr>
<td>S</td>
<td>2, 3, 4, 5, 18, 19, 20, 21</td>
<td><strong>Source:</strong> The source of the internal N-channel MOSFET. Connect this pin to the input power source bus voltage.</td>
</tr>
<tr>
<td>SP</td>
<td>6</td>
<td><strong>Positive Sense Input &amp; Clamp:</strong> Connect SP pin to the trace between S pin and the input source (outside of the PI2126 foot print). The polarity of the voltage difference between SP and SN provides an indication of current direction through the MOSFET.</td>
</tr>
<tr>
<td>VR</td>
<td>7</td>
<td><strong>Controller Input Supply With Limiting Resistor:</strong> This pin is connected internally to VC through a 420Ω resistor added for Bus voltages greater than 10V and less than 14V.</td>
</tr>
<tr>
<td>VC</td>
<td>8</td>
<td><strong>Controller Input Supply:</strong> This pin is the supply pin for the control circuitry and gate driver. Voltage on this pin is regulated to 11.7V with respect to PG pin by an internal shunt regulator.</td>
</tr>
<tr>
<td>NC</td>
<td>9, 12</td>
<td><strong>Not Connected:</strong> Leave these pins unconnected.</td>
</tr>
<tr>
<td>PG</td>
<td>10, 11</td>
<td><strong>Control Circuitry Return:</strong> These pins are ground return for the gate driver and control circuitry. In 12V applications connect these pins to ground.</td>
</tr>
<tr>
<td>FT</td>
<td>13</td>
<td><strong>Fault Status Output:</strong> This open collector pin pulls low after a delay when a reverse fault or a forward fault occurs. When the input voltage to the control circuitry is in under voltage, $V_{VC, PG} &lt; 7V$ this pin pulls low. When $V_{VC, PG} &gt; 7.15V$ and $6mV &lt; SP - SN &lt; 275mV$ this pin clears (High). Leave this pin unconnected if unused.</td>
</tr>
<tr>
<td>SN</td>
<td>14</td>
<td><strong>Negative Sense Input:</strong> Connect SN pin to the trace between D pin and the output load (outside of the PI2126 foot print). The polarity of the voltage difference between SP and SN provides an indication of current direction through the MOSFET.</td>
</tr>
</tbody>
</table>

## Package Pin-Out

![25-pin LGA (5mm x 7mm) Top view](image)
Absolute Maximum Ratings

*Note: All voltage nodes are referenced to PG*

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Drain-to-Source Voltage (V_{DS})</td>
<td></td>
<td></td>
<td></td>
<td>30</td>
<td>V</td>
<td>30V @ 25°C</td>
</tr>
<tr>
<td>Source Current (I_{S}) Continuous</td>
<td></td>
<td></td>
<td></td>
<td>12</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>Source Current (I_{S}) Pulsed (10μs) (1)</td>
<td></td>
<td></td>
<td></td>
<td>60</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>Single Pulse Avalanche Current (T_{AV}&lt;40μs) (3)</td>
<td></td>
<td></td>
<td></td>
<td>60</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>Source (S), SP, FTT</td>
<td>SN</td>
<td></td>
<td></td>
<td>-0.3</td>
<td>V</td>
<td>-0.3V to 17.3V / 10mA</td>
</tr>
<tr>
<td>SN</td>
<td>SN</td>
<td></td>
<td></td>
<td>-0.3</td>
<td>V</td>
<td>-0.3V to 40V / 4mA</td>
</tr>
<tr>
<td>Thermal Resistance R_{θJA} (3)</td>
<td></td>
<td></td>
<td></td>
<td>46</td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td>Thermal Resistance R_{θJ-PCB} (3)</td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td></td>
<td></td>
<td></td>
<td>-65</td>
<td>°C</td>
<td>-65°C to 150°C</td>
</tr>
<tr>
<td>Operating Junction Temperature</td>
<td></td>
<td></td>
<td></td>
<td>-40</td>
<td>°C</td>
<td>-40°C to 140°C</td>
</tr>
<tr>
<td>Soldering Temperature for 20 seconds</td>
<td></td>
<td></td>
<td></td>
<td>260</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>ESD Rating</td>
<td></td>
<td></td>
<td></td>
<td>2k</td>
<td>V</td>
<td>2kV HBM</td>
</tr>
</tbody>
</table>

Electrical Specifications

Unless otherwise specified: -40°C < T_{J} < 125°C, V_{S}=VC=10.5V,

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control Circuit Supply (VC to PG)</td>
<td>V_{VC-PG}</td>
<td>8.5</td>
<td>10.5</td>
<td>V</td>
<td>No VC limiting Resistor</td>
<td></td>
</tr>
<tr>
<td>Operating Supply Range</td>
<td>V_{VC-PG}</td>
<td>8.5</td>
<td>10.5</td>
<td>V</td>
<td>No VC limiting Resistor</td>
<td></td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>I_{VC}</td>
<td>1.5</td>
<td>2.0</td>
<td>mA</td>
<td>Normal operation, no fault</td>
<td></td>
</tr>
<tr>
<td>Clamp Voltage</td>
<td>V_{VC-CLM}</td>
<td>11</td>
<td>11.7</td>
<td>12.5</td>
<td>V</td>
<td>I_{S}=3mA</td>
</tr>
<tr>
<td>Clamp Shunt Resistance</td>
<td>R_{VC}</td>
<td>10</td>
<td></td>
<td>Ω</td>
<td>Delta I_{S}=10mA</td>
<td></td>
</tr>
<tr>
<td>Under-Voltage Rising Threshold</td>
<td>V_{VCUR}</td>
<td>6.1</td>
<td>7.15</td>
<td>8.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Under-Voltage Falling Threshold</td>
<td>V_{VCUF}</td>
<td>6</td>
<td>7.00</td>
<td>7.9</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Under-Voltage Hysteresis</td>
<td>V_{VCUV-BS}</td>
<td>100</td>
<td>150</td>
<td>200</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>VR Supply (VR pin connected to Vin, Figure 1)</td>
<td>V_{VR-PG}</td>
<td>10</td>
<td>14</td>
<td>V</td>
<td>Biased From VR pin</td>
<td></td>
</tr>
<tr>
<td>Operating Supply Range</td>
<td>V_{VR-PG}</td>
<td>10</td>
<td>14</td>
<td>V</td>
<td>Biased From VR pin</td>
<td></td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>I_{VR}</td>
<td>10</td>
<td></td>
<td>mA</td>
<td>VR = 14V</td>
<td></td>
</tr>
<tr>
<td>Bias Resistor</td>
<td>R_{Bias}</td>
<td>300</td>
<td>420</td>
<td>550</td>
<td>Ω</td>
<td></td>
</tr>
</tbody>
</table>
Electrical Specifications

Unless otherwise specified: \(-40°C < T_j < 125°C\), \(V_o=V_C=10.5V\),

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Common Mode Input Voltage</td>
<td>(V_{CM})</td>
<td>-3</td>
<td>3</td>
<td>V</td>
<td>SP to S and SN to S</td>
<td></td>
</tr>
<tr>
<td>Differential Operating Input Voltage(^{(m)})</td>
<td>(V_{SP-SN})</td>
<td>-80</td>
<td>400</td>
<td>mV</td>
<td>SP-SN</td>
<td></td>
</tr>
<tr>
<td>SP Input Bias Current</td>
<td>(I_{SP})</td>
<td>35</td>
<td>55</td>
<td>75</td>
<td>(\mu A)</td>
<td>(V_{SP}=V_{SN}=V_S)</td>
</tr>
<tr>
<td>SN Input Bias Current</td>
<td>(I_{SN})</td>
<td>35</td>
<td>55</td>
<td>75</td>
<td>(\mu A)</td>
<td>(V_{SP}=V_{SN}=V_S)</td>
</tr>
<tr>
<td>SN Current</td>
<td>(I_{SN})</td>
<td>0.2</td>
<td>0.5</td>
<td>mA</td>
<td>(V_{SN}=14V), (V_{SP}=V_S=V_D=0V)</td>
<td></td>
</tr>
<tr>
<td>Reverse Comparator Threshold</td>
<td>(V_{RVS-TH})</td>
<td>-11</td>
<td>-6</td>
<td>-2</td>
<td>mV</td>
<td>(V_{SN}=10.5V) @ 25°C</td>
</tr>
<tr>
<td>Reverse Comparator Hysteresis</td>
<td>(V_{RVS-HY})</td>
<td>10</td>
<td>12</td>
<td>14</td>
<td>mV</td>
<td>(V_{SP-PG}=10.5V) @ 25°C</td>
</tr>
<tr>
<td>MOSFET Turn On Threshold</td>
<td>(V_{FET-ON})</td>
<td>+1</td>
<td>+6</td>
<td>+11</td>
<td>mV</td>
<td>(V_{SN}=10.5V) @ 25°C</td>
</tr>
<tr>
<td>Reverse Fault to MOSFETs Turn-off Time</td>
<td>(t_{RVS})</td>
<td>90</td>
<td>150</td>
<td>ns</td>
<td>(V_{SP-SN}=\pm 50mV) step</td>
<td></td>
</tr>
<tr>
<td>Forward Comparator Threshold</td>
<td>(V_{FWD-TH})</td>
<td>250</td>
<td>275</td>
<td>300</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>Forward Comparator Hysteresis</td>
<td>(V_{FWD-HY})</td>
<td>15</td>
<td>25</td>
<td>35</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>Internal N-Channel MOSFET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Drain-to-Source Breakdown Voltage</td>
<td>(BV_{DSS})</td>
<td>30</td>
<td></td>
<td>V</td>
<td>(V_S=V_{PG}=V_{SP}=0V), (I_D=2mA), (T_j=25°C), (V_{SN}=10.5V)</td>
<td></td>
</tr>
<tr>
<td>Source Current Continuous</td>
<td>(I_S)</td>
<td>12</td>
<td>A</td>
<td></td>
<td>mΩ</td>
<td>In ON state, (T_j=25°C)</td>
</tr>
<tr>
<td>Drain-to-Source On Resistance</td>
<td>(R_{DS(on)})</td>
<td>4.5</td>
<td>6</td>
<td>mΩ</td>
<td>In ON state, (I_S=10A), (T_j=25°C),</td>
<td></td>
</tr>
<tr>
<td>Body Diode Forward Voltage</td>
<td>(V_{f-BD})</td>
<td>0.75</td>
<td>1.0</td>
<td>V</td>
<td>In OFF state, (I_S=4A), (T_j=25°C)</td>
<td></td>
</tr>
</tbody>
</table>

Fault: \(F^T\)

\(F^T\) Output Low Voltage | \(V_{FT}\) | 0.2 | 0.5 | V   | \(I_{GST}=1.5mA\), \(V_C>4.5V\) |
\(F^T\) Output High Leakage Current | \(I_{FT}\) | -1  | \(\mu A\) | | \(V_{FT}=14V\) |
\(F^T\) Delay time | \(t_{FT-DLY}\) | 4   | 8   | 16  | \(\mu s\) | \(V_{SP-SN}=\pm 50mV\) step to 90% of \(V_{FT}\) max, |

**Note 1:** These parameters are not production tested but are guaranteed by design, characterization, and correlation with statistical process control.

**Note 2:** Current sourced by a pin is reported with a negative sign.

**Note 3:** Thermal resistance characterized on PI2126-EVAL1 evaluation board with 0LFM airflow.
Functional Description:

The PI2126 integrated Cool-ORing product takes advantage of two different technologies combining a 4.5mΩ on-state resistance ($R_{DS(on)}$) N-channel MOSFET with high density control circuitry. This combination provides superior density, minimizing PCB space to achieve an ideal ORing diode function, significantly reducing power dissipation and eliminating the need for heat sinking, while minimizing design complexity.

The PI2126’s 4.5mΩ on-state resistance MOSFET used in the conduction path enables a dramatic reduction in power dissipation versus the performance of a diode used in conventional ORing applications due to its high forward voltage drop.

Due to the inherent characteristics of the MOSFET, while the gate remains enhanced above the gate threshold voltage it will allow current to flow in the forward and reverse directions. Ideal ORing applications do not allow for reverse current flow, so the controller has to be capable of very fast and accurate detection of reverse current caused by input power source failures, and turn off the gate of the MOSFET as quickly as possible. Once the gate voltage falls below the gate threshold, the MOSFET is off and the body diode will be reverse biased preventing reverse current flow and subsequent excessive voltage droop on the redundant bus.

Differential Amplifier:

The PI2126 integrates a high-speed low offset voltage differential amplifier to sense the difference between the Sense Positive (SP) pin voltage and Sense Negative (SN) pin voltage with high accuracy. The amplifier output is connected to the Reverse and Forward comparators.

Reverse Current Comparator: RVS

The reverse current comparator provides the critical function in the controller, detecting negative voltage caused by reverse current. When the SN pin is 6mV higher than the SP pin, the reverse comparator will force the gate discharge circuit to turn off the MOSFET in typically 90ns and assert the Fault (FF) low with a typical delay of 8μs to report a fault condition.

The reverse comparator will hold the gate low until the SP pin is 6mV higher than the SN pin. Reverse comparator hysteresis is shown in Figure 3.

<table>
<thead>
<tr>
<th>Typical Condition</th>
<th>Indication of possible faults</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 Reverse: $V_{sp}-V_{sn} \leq -6mV$</td>
<td>Input supply shorted (MOSFET turned OFF)</td>
</tr>
<tr>
<td>2 Forward: $V_{sp}-V_{sn} \geq +275mV$</td>
<td>Open FET, Gate short or open, High current (MOSFET turned ON)</td>
</tr>
<tr>
<td>3 Forward $V_{sp}-V_{sn} \leq +6mV$</td>
<td>Shorted FET on power-up (MOSFET turned OFF)</td>
</tr>
<tr>
<td>4 UVLO $4.5V &lt; V_{VC-PG} &lt; 7.15V$</td>
<td>Controller not ready (MOSFET turned OFF)</td>
</tr>
</tbody>
</table>

Forward Voltage Comparator: FWD

The FWD comparator detects when a forward voltage condition exists and SP is above 275mV (typical) positive with respect to SN. When SP-SN is more than 275mV, the FWD comparator will assert the Fault (FF) low to report a fault condition.

VC and Internal Voltage Regulator:

The PI2126 has a separate input VC that provides power to the control circuitry. An internal regulator clamps the VC voltage with respect to PG pin ($V_{VC-PG}$) to 11.7V typical.

The internal regulator circuit has a comparator to monitor VC voltage and pulls the MOSFET Gate low when VC is lower than the VC Under-Voltage Threshold.

The VR input pin can be connected to the input voltage eliminating the need for an external limiter in 12V Bus applications (10V to 14V). An internal 420Ω resistor is connected between the VR pin and the internal regulator VC pin.

Fault Indication: FF

The FF pin is an open collector NPN that will be pulled low under the following fault conditions.
**Figure 4:** PI2126 Internal Block Diagram

- **Gate Driver**
- **RVS**
- **SN**
- **+6mV**
- **Hys = -12mV**
- **Differential Amplifier**
- **VC**
- **RVS**
- **FWD**
- **2X Charge Pump**
- **GATE**
- **SP**
- **PG**
- **D**
- **S**
- **420Ω**
- **11.7V**
- **0.1μF**
- **240Ω**
- **2x**

**Figure 5:** PI2126 State Diagram.

- **$V_{S-PG} > 4.5V$**
  - **MOSFET OFF**
  - **$F_T$: Low**

- **$V_{S-PG} < 7.15V$**
  - **SP-SN < +6mV**

- **Turn Off MOSFET & Pull $F_T$ Low**

- **$F_T$: High**
  - **Fault Condition**
  - **SP-SN > 275mV**: Open FET, Gate short or open, High Current

- **$F_T$: Low**
  - **Fault Recovery**
  - **$V_{S-PG} < 7.0V$**

- **$SP-SN > -6mV$**
  - **Reverse Condition**
  - **$F_T$: High**
  - **$F_T$: Low**
**Figure 6: PI2126 Timing Diagram**

- V_{SP} - V_{SN} ≥ 275 mV
- FET in Rds_ON
- V_Load
- Vin_2 > Vin_1
- Vin_1 Shorted
- FET turn on delay
- Reverse Current
- ORing_1 Vin_1
- Vin_2 Delayed
- FET body diode conducting

**Conditions:**
- OR1 VC > 7.15 V
- OR1 VC > 4.5 V
- Vin_2 > Vin_1

**Regions:**
- FT_1: -6 mV < V_{SP} - V_{SN} < 275 mV
- FT_2: V_{SP} - V_{SN} > 6 mV

- V_{SP} - V_{SN} < -6 mV
- V_{SP} - V_{SN} > +6 mV
- -6 mV < V_{SP} - V_{SN} < 275 mV
Typical Characteristics:

**Figure 7:** Controller quiescent current ($I_{VC}$) vs. temperature.

**Figure 8:** Drain to Source Breakdown Voltage ($BV_{DSS}$) vs. temperature.

**Figure 9:** Reverse Comparator Threshold ($V_{RVS-TH}$) vs. temperature.

**Figure 10:** Drain to Source On Resistance ($R_{DS(on)}$) vs. temperature.

**Figure 11:** Reverse Fault to MOSFETs Turn off Time ($t_{RVS}$) vs. temperature.

**Figure 12:** Body Diode Forward Voltage ($V_{f,BD}$) vs. temperature.

$I_{S}=10$A

$I_{S}=2$mA

$V_{VC- SGND}=10.5$V

$V_{SP- SN}=+50$mV to $-50$mV step

$T_{J}=150°C$ $T_{J}=25°C$

$I_{S}=4$A

$V_{f,BD}$: Body Diode Forward Voltage [V]
Thermal Characteristics:

- **Figure 13**: Junction Temperature vs. Input Current (0LFM)
  - Air Flow = 0LFM
  - $R_{DS(on)}=6.0\,\text{m}\Omega$ @ 25°C
- **Figure 14**: Junction Temperature vs. Input Current (200LFM)
  - Air Flow = 200LFM
  - $R_{DS(on)}=4.5\,\text{m}\Omega$ @ 25°C
  - $R_{\theta JA}=46\,\text{°C/W}$ at 0LFM
  - $R_{\theta JA}=33\,\text{°C/W}$ at 200LFM

- **Figure 15**: PI2126 input current de-rating based on maximum $T_J=150^\circ\text{C}$ vs. ambient temperature

- **Figure 16**: Thermal image of PI2126 mounted on PI2126-EVAL1 Thermal Image picture, $I_{out}=12\,\text{A}$, $T_A=25^\circ\text{C}$, Air Flow=0LFM

Note that the MOSFET $R_{DS(on)}$ of PI2126 under test is $4.1\,\text{m}\Omega$ at $T_A=25^\circ\text{C}$
Application Information

The PI2126 is designed to replace high side ORing diodes in high current low voltage bus redundant power architectures. Replacing a traditional diode with a PI2126 will result in significant power dissipation reduction as well as board space reduction, efficiency improvement and additional protection features.

This section describes in detail the procedure to follow when designing with the PI2126 Active ORing solution.

Control Circuitry Bias:

The PI2126 control circuitry and the gate driver for the internal MOSFET are biased through the VC pin or VR pin. An internal regulator clamps the VC voltage ($V_{VC-PG}$) to 11.7V typically. An internal bypass ceramic capacitor ($0.1\mu F$) is connected between VC and PG to hold $V_{VC-PG}$ steady.

In 12V system applications, where the input voltage ($V_{in}$) is between 10V and 14V, connect the VR pin to $V_{in}$ and connect PG to the $V_{in}$ return, Figure 1. A 420Ω internal resistor ($R_{bias}$) is connected between the VR pin and the VC pin.

In high voltage applications above 14V, PG pin has to float above ground and VC pin will be connected directly to $V_{in}$. As shown in Figure 17, VR pin is disconnected and PG pin float on a bias resistor ($R_{PG}$). A low current low forward voltage drop Schottky diode is required for the PI2126 when PI2126 is configured floating on PG. Connect one terminal of $R_{PG}$ to the PG pin and the other end of $R_{PG}$ to ground ($V_{in}$ return). Connect the Schottky diode anode to the PG pin and connect its cathode to the VC pin.

![Figure 17: PI2126 in application above 14V](image)

Recommended Schottky Diode:
PMEG3005AEA: from NXP or equivalent

$R_{PG}$ selection for input voltage greater than 14V:

Select the resistor ($R_{PG}$) value at the minimum input voltage to avoid a voltage drop that may reduce $V_{VC-PG}$ lower than VC under voltage lockout.

Select the value of $R_{PG}$ using the following equations:

$$R_{PG} = \frac{V_{in_{min}} - V_{VC-CLM_{Max}}}{I_{VC_{Max}} + 0.1mA}$$

And $R_{PG}$ maximum power dissipation is:

$$P_{d_{RPG}} = \frac{(V_{in_{Max}} - V_{VC-CLM_{Max}})^2}{R_{PG}}$$

Where:

$V_{in_{Min}}$: Minimum applied input voltage

$V_{in_{Max}}$: Maximum applied input voltage

$V_{VC-CLM_{Max}}$: Controller maximum clamp voltage, 12.5V

$I_{VC_{Max}}$: Controller maximum bias current, use 2.0mA

0.1mA: 0.1mA is added for margin

$R_{PG}$ calculation example

$V_{in}$ (minimum) = 11V and $V_{in}$ (maximum) = 18V

$$R_{PG} = \frac{V_{in_{Min}} - V_{VC-CLM_{Max}}}{I_{VC_{Max}} + 0.1mA}$$

$$R_{PG} = \frac{11V - 8.5V}{2mA + 0.1mA} = 1.190K\Omega$$

Select a lower typical resistor value (1KΩ) and calculate its power dissipation.

$$P_{d_{RPG}} = \frac{(V_{in_{Max}} - V_{VC-CLM_{Max}})^2}{R_{PG}}$$

$$P_{d_{RPG}} = \frac{(18V - 11V)^2}{1K\Omega} = 49mW$$

Internal N-Channel MOSFET $B_{V_{DSS}}$:

The PI2126’s internal N-Channel MOSFET breakdown voltage ($B_{V_{DSS}}$) is rated for 30V at 25°C and will degrade to 28V at -40°C, refer to Figure 8. Drain to source voltage should not exceed $B_{V_{DSS}}$ in nominal operation. During a fast switching transient the MOSFET can tolerate voltages higher than its $B_{V_{DSS}}$ rating under avalanche conditions, refer to the Absolute Maximum Ratings table.

In Active ORing applications when one of the input power sources is shorted, a large reverse current is sourced from
the load through the MOSFET. Depending on the output impedance of the system and the parasitic inductance, the reverse current in the MOSFET may exceed the source pulsed current rating (60A) before the PI2126 MOSFET is turned off.

The peak current during an input short condition is calculated as follows, assuming that the output has very low impedance and it is not a limiting factor:

\[ I_{\text{PEAK}} = \frac{V_S \cdot t_{\text{RVS}}}{L_{\text{PARASITIC}}} \]

Where:

- \( I_{\text{PEAK}} \): Peak current in PI2126 MOSFET before it is turned off.
- \( V_S \): Input voltage or load voltage at S pin before input short condition did occur.
- \( t_{\text{RVS}} \): Reverse fault to MOSFET turn-off time.
- \( L_{\text{PARASITIC}} \): Circuit parasitic inductance

The high peak current during an input short stores energy in the circuit parasitic inductance, and as soon as the MOSFET turns off, the stored energy will be released and this will produce a high negative voltage and ringing at the MOSFET source. At the same time the energy stored at the drain side of the internal MOSFET will be released and produce a voltage higher than the load voltage. This event will create a high voltage difference between the drain and source of the MOSFET. The **MOSFET may avalanche, but this avalanche will not affect the MOSFET performance because the PI2126 has a fast response time to the input fault condition and the stored energy will be well below the MOSFET avalanche capability.**

MOSFET avalanche during input short is calculated as follows:

\[ E_{\text{AS}} = \frac{1}{2} \cdot \frac{1.3 \cdot BV_{DSS}}{1.3 \cdot BV_{DSS} - V_S} \cdot L_{\text{PARASITIC}} \cdot I_{\text{PEAK}}^2 \]

Where:

- \( E_{\text{AS}} \): Avalanche energy
- \( BV_{DSS} \): MOSFET breakdown voltage (30V)

**Power dissipation:**

In Active ORing circuits the MOSFET is always on in steady state operation and the power dissipation is derived from the total source current and the on-state resistance of the MOSFET.

The PI2126 internal MOSFET power dissipation can be calculated with the following equation:

\[ P_{d_{\text{MOSFET}}} = I_s^2 \cdot R_{DS(\text{on})} \]

Where:

- \( P_{d_{\text{MOSFET}}} \): MOSFET power dissipation
- \( I_s \): Source Current
- \( R_{DS(\text{on})} \): MOSFET on-state resistance

Note: For the worst case condition, calculate with maximum rated \( R_{DS(\text{on})} \) at the MOSFET maximum operating junction temperature because \( R_{DS(\text{on})} \) value is directly proportional to temperature. Refer to Figure 10 for normalized \( R_{DS(\text{on})} \) values over temperature. The PI2126 maximum \( R_{DS(\text{on})} \) at 25°C is 6m\( \Omega \) and will increase by 40% at 125°C junction temperature.

The Junction Temperature rise is a function of power dissipation and thermal resistance.

\[ T_{\text{rise}} = R_{\text{JA}} \cdot P_{d_{\text{MOSFET}}} = R_{\text{JA}} \cdot I_s^2 \cdot R_{DS(\text{on})} \]

Where:

- \( R_{\text{JA}} \): Junction-to-Ambient thermal resistance, 46°C/W

This may require iteration to get to the final junction temperature. Figure 13 and Figure 14 show the PI2126 internal MOSFET final junction temperature curves versus conducted current at maximum \( R_{DS(\text{on})} \), given ambient temperatures and air flow.
Typical application Example:

Requirement:
Redundant Bus Voltage = 12V (±10%, 10.8V to 13.2V)
Load Current = 10A (assume through each redundant path)
Maximum Ambient Temperature = 60°C

Solution:
A single PI2126 for each redundant 12V power source should be used, configured as shown in the circuit schematic in Figure 18. PG pin is connected to ground and VR pin is connected to Vin.

![Circuit Schematic]

Figure 18: PI2126 in 12V redundant bus voltage application

The fault pin (FT) can be pulled to the system logic level voltage via a resistor (10kΩ), or it can be connected to the input voltage (Vin) via a 25kΩ resistor.

Power Dissipation and Junction Temperature:
First use Figure 13 (Junction Temperature vs. Input Current) to find the final junction temperature for 10A load current at 60°C ambient temperature. In Figure 13 (illustrated in Figure 19) draw a vertical line from 10A to intersect the 60°C ambient temperature line. At the intersection draw a horizontal line towards the Y-axis (Junction Temperature). The Junction Temperature at maximum load current (10A) and 60°C ambient is 95°C.

![Graph]

Figure 19: Example 1 final junction temperature at 10A/60°C

$R_{DS(on)}$ is 6mΩ maximum at 25°C and will increase as the Junction temperature increases. From Figure 10, at 95°C $R_{DS(on)}$ will increase by 26%, then

$R_{DS(on)} = 6\text{mΩ} \times 1.26 = 7.56\text{mΩ}$ maximum at 95°C

Maximum power dissipation is:

$P_{dMax} = Iin^2 \times R_{DS(on)} = (10A)^2 \times 7.56\text{mΩ} = 756\text{mW}$

Recalculate $T_J$:

$T_{J,Max} = T_A + (T_{JA} \times P_{dMax})$

$T_{J,Max} = 60°C + \frac{46°C}{0.756\text{W}} = 94.8°C$
Layout Recommendation:

Use the following general guidelines when designing printed circuit boards. An example of the typical land pattern for the PI2126 is shown in Figure 20:

- Make sure to have a solid ground (return) plane to reduce circuit parasitic inductance.
- Connect all S pads together with a wide trace to reduce trace parasitics to accommodate the high current input, and also connect all D pads together with a wide trace to accommodate the high current output.
- Connect the SP pin to the S pins and connect the SN pin to D pins outside the SiP as shown in Figure 20.
- Use 1oz copper or thicker if possible to reduce trace resistance and power dissipation.

- C6 typically is not required, but if addition bypassing is preferred, Figure 20 shows the appropriate layout for an extra VC capacitor.

Figure 20: Layout recommendation

Figure 21: PI2126 Mounted on PI2126-EVAL1

Please visit http://vicorpower.com/picorpower/ for information on PI2122-EVAL1
Package Drawings:

A: I/O Pads (Pins 6 - 14)  
Copper Defined

B: Power Pads (Pins 1 - 5, 15 - 17)  
Soldermask Defined

C: Internal Power Pads  
Soldermask Defined (8 Places)

Ordering Information:

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Package</th>
<th>Transport Media</th>
</tr>
</thead>
<tbody>
<tr>
<td>PI2126-00-LGIZ</td>
<td>5mm x 7mm 25-pin LGA</td>
<td>TRAY</td>
</tr>
</tbody>
</table>
Warranty

Vicor products are guaranteed for two years from date of shipment against defects in material or workmanship when in normal use and service. This warranty does not extend to products subjected to misuse, accident, or improper application or maintenance. Vicor shall not be liable for collateral or consequential damage. This warranty is extended to the original purchaser only.

EXCEPT FOR THE FOREGOING EXPRESS WARRANTY, VICOR MAKES NO WARRANTY, EXPRESS OR LIMITED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Information published by Vicor has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Vicor reserves the right to make changes to any products without further notice to improve reliability, function, or design. Vicor does not assume any liability arising out of the application or use of any product or circuit; neither does it convey any license under its patent rights nor the rights of others. Vicor general policy does not recommend the use of its components in life support applications wherein a failure or malfunction may directly threaten life or injury. Per Vicor Terms and Conditions of Sale, the user of Vicor components in life support applications assumes all risks of such use and indemnifies Vicor against all damages.

Vicor’s comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor components are not designed to be used in applications, such as life support systems, wherein a failure or malfunction could result in injury or death. All sales are subject to Vicor’s Terms and Conditions of Sale, which are available upon request.

Specifications are subject to change without notice.

Vicor Corporation
25 Frontage Road
Andover, MA 01810
USA

Picor Corporation
51 Industrial Drive
North Smithfield, RI 02896
USA

Customer Service: custserv@vicorpower.com
Technical Support: apps@vicorpower.com
Tel: 800-735-6200
Fax: 978-475-6715