



# HDC Module HDC300B120x400y-00

# ROHS CE

# Isolated, Regulated DC-DC Converter

### Features

- Isolated , regulated DC-to-DC converter
- Up to 400 W, 33.3 A continuous
- 93.2% peak efficiency
- 128 W/in<sup>2</sup> power density
- Wide input range 180 to 420 Vdc
- ZVS high frequency (MHz) switching
- Enables low profile, high-density filtering
- Full operation during current limit
- OV, OC, UV, short circuit and thermal protection
- Through-hole Brick Package

#### **Overview**

- Part of the new HD Series of power conversion products
- Companion models to HDR Regulator Family
- Input Voltage: 180 to 420 Vdc
- Output: 12 Vdc
- Output Current to 33.3 Amperes
- Agency approvals: CE Mark

#### **Product Overview**


The HDC Isolated, Regulated DC Converter is a DC-to-DC converter, operating from an unregulated, wide range input to generate an isolated 12 Vdc output. With its high frequency zero voltage switching (ZVS) topology, the HDC consistently delivers high efficiency across the input line range. Modular HDC and downstream DC-DC products support efficient power distribution, providing superior power system performance and connectivity from a variety of unregulated power sources to the point-of-load.

## **Part Number Designation**

Model	Input Voltage	Package	Output Voltage (Nom.) x10	Temperature Grade	Power	Pin /Base	-	Rev / Var
HDC	300	В	120	х	400	L	-	00
HDC = HD Converter Family	<b>300</b> = 180 - 420	Vdc	<b>120</b> = (V <sub>OUT</sub> nominal) x 10		400 = Max rated output power	L = Flang N = Flang		
		<b>B</b> Series	$T = -40^{\circ}C > T$	<sub>stg</sub> > 100°C, -40	°C > T <sub>J</sub> > +125°C °C > T <sub>J</sub> > +125°C °C > T <sub>J</sub> > +125°C		= Moo = Eva	dule luation Boarc




# **Typical Application**





# **Pin Configuration**



# **Pin Descriptions**

Pin Number	Signal Name	Туре	Function			
A1	+IN	INPUT POWER	Positive input power terminal			
B1	FT	DIGITAL OUTPUT	Fault indicator			
C1	PC	DIGITAL INPUT	Primary control			
D1	NC	NO CONNECTION	Do not connect to this pin			
E1	-IN	INPUT POWER	Negative input power terminal			
A'2	+OUT	OUTPUT POWER	Positive output power terminal			
B'2, D'2	NC	NO CONNECTION	Do not connect to this pin			
C′2	+S	OUTPUT POWER	Positive remote sense			
E'2	VDD	OUTPUT POWER	3.3 V regulated voltage source for trimming			
F′2	VDDB	INPUT POWER	Semi-regulated voltage for future use			
G'2	TR	ANALOG INPUT	V <sub>OUT</sub> trim reference to SGND			
H′2	FB	DIGITAL OUTPUT	Feedback PWM pulses for master-slave array for future use			
l′2	-S	OUTPUT POWER	Negative remote sense			
J'2	SGND	GROUND	Signal ground			
K′2	-OUT	OUTPUT POWER	Negative output power terminal			



# **Absolute Maximum Ratings**

Parameter	Rating	Unit	Notes
+In to –In voltage	-0.5 to 550	Vdc	550 for 100 ms
FT to –In	-0.5 to 3.6	Vdc	
PC to –In voltage	-0.5 to 3.3	Vdc	
+Out to –Out voltage, +S to -Out	-0.5 to 13.2	Vdc	Externally applied
VDD to -Out	-0.5 to 3.6	Vdc	
VDDB to -Out	-0.5 to 17.6	Vdc	
TR to -Out	-0.5 to 3.6	Vdc	
FB to -Out	-0.5 to 3.6	Vdc	
Operating Temperature	-55 to +125	°C	M-Grade
Storage Temperature	-65 to +125	°C	M-Grade
Mounting torque	5 (0.57)	in / lbs (N-M)	4 each



# **Electrical Specifications**

Specifications apply over all line, trim and load conditions,  $T_{INT}$  (internal) = 25°C, unless otherwise noted. **Boldface** specifications apply over the temperature range of -40°C <  $T_{INT}$  < 125°C.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Module Input Specifications				
Input voltage range, continuous operation	V <sub>IN</sub>		180	300	420	V
Inrush current (peak)	I <sub>INRP</sub>	With maximum $C_{\text{OUT-EXT}}$ full resistive load, over $V_{\text{IN}}$ and trim			5	А
External input capacitance	C <sub>IN-EXT</sub>		0.68			μF
Input inductance (external)	L <sub>IN</sub>	Differential mode, with no further line bypassing			10	μH
lanut anna - Kashiad	D	Nominal line			1.5	W
Input power – disabled	P <sub>Q</sub>	Worst case line			2	W
		Nominal line			2.4	W
Input power – enabled, no load	P <sub>NL</sub>	Worst case line			5	W
		Module Output Specifications				
Output voltage set point	V <sub>OUT</sub>	$V_{IN}$ = 300, trim inactive, at full load	11.82	12	12.18	V
Output voltage trim range	V <sub>OUT-TRIMING</sub>	At full rated load current	7.2		13.2	V
V <sub>OUT</sub> accuracy	%VOUT-ACCURACY	The total output voltage setpoint accuracy from the calculated ideal Vout based on load, temp and trim			1.5	%
Rated output power	P <sub>OUT</sub>	Continuous, $V_{OUT} \ge 12$ , $180 < V_{IN} < 420$			400	W
Rated output current	I <sub>OUT</sub>	Continuous, $V_{OUT} \ge 12$ , $180 < V_{IN} < 420$			33.3	А
	I <sub>OUT-LIM</sub>	Low trim, will not shutdown when started into max $C_{OUT}$	38.7		43.1	
Output current limit		Nominal trim, will not shutdown when started into max $C_{OUT}$	38.9		41.1	А
		High trim, will not shutdown when started into max $C_{OUT}$	32.5		37.7	
Current limit delay	t <sub>IOUT-LIM</sub>	The module will power limit in a fast transient event		1		ms
		Full load, nominal line, trim inactive	92.3	93.5		%
Efficiency	η	Full load, over line and temperature, trim inactive	91.2			%
		50% load, over line, temperature and trim	89.5			%
Output voltage ripple	V <sub>OUT-PP</sub>	Over all operating steady-state line, load and trim conditions, 20 MHz BW with minimum C <sub>OUT-EXT</sub>		240		mV
Output capacitance (external)	C <sub>OUT-EXT</sub>	Electrolytic capacitor preferred. Excludes component tolerances and temperature coefficient	1000		10000	μF
nitialization delay						
Output turn-on delay	t <sub>ON</sub>	From rising edge PC, with $V_{\text{IN}}$ pre-applied, $V_{\text{OUT}}$ no trim	400	500	TBD	ms
Output turn-off delay	t <sub>OFF</sub>	From falling edge PC			TBD	μs
Voltage deviation (transient)	%V <sub>OUT-TRANS</sub>	$C_{OUT-EXT} = min;$ (10 to 90% load step), excluding load		5	10	%
Recovery time	t <sub>TRANS</sub>	line. Load transient slew rate up to full load current per ms		1		ms



# **Electrical Specifications (cont.)**

Specifications apply over all line, trim and load conditions,  $T_{INT}$  (internal) = 25°C, unless otherwise noted. **Boldface** specifications apply over the temperature range of -40°C <  $T_{INT}$  < 125°C.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Powertrain Protection				
$V_{IN}$ undervoltage threshold	V <sub>IN-UVLO-</sub>		125		155	V
$V_{\ensuremath{IN}}$ undervoltage recovery threshold	VIN-UVLO+				177	V
V <sub>IN</sub> overvoltage threshold	V <sub>IN-OVLO+</sub>				455	V
$V_{\ensuremath{IN}}$ overvoltage recovery threshold	VIN-OVLO-		423			V
Overtemperature threshold (internal)	T <sub>INT-OVP</sub>				125	°C
Short circuit, or temperature fault recovery time	t <sub>FAULT</sub>			1		S



# **Signal Specifications**

All specifications valid at 100% rated load and over specified input voltage range at 25°C, unless otherwise indicated. **Boldface** specifications apply over the temperature range of -40°C <  $T_{INT}$  < 125°C.

Fault: FT

- The fault pin is the Fault flag pin.
- When the module is enabled and no fault is present, the FT pin does not have current drive capability.
- Whenever the powertrain stops (due to a fault protection or disabling the module by pulling PC low), the FT pin outputs V<sub>DD</sub> and provides current to drive an external circuit.
- When the module starts up, the FT pin is pulled high to V<sub>DD</sub> during microcontroller initialization and will remain high until soft start process starts

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
		Internally generated $V_{\text{DD}}$			3.21	3.3	3.39	V
	FT Inactive	FT internal pull up resistance to V <sub>DD</sub>	R <sub>FAULT-INACTIVE</sub>		9.5	10.0	10.5	kΩ
		FT Voltage	V <sub>FAULT-ACTIVE</sub>	At load = 4 ma	3.0			V
	FT cu	FT current drive capability	I <sub>FAULT-ACTIVE</sub>	Over-current FT drive beyond its capability may cause module damage			4	mA
DIGITAL			t <sub>RESPONSE-FAULT</sub>	After fault detected		200		μs
INPUT	FT Active	FT response time	t <sub>response-time</sub>	After PC being pulled low		5		μs
			t <sub>RESPONSE-TIME1</sub>	After the module returns to no fault state, the time for FT to become inactive, for input UVLO and OVLO			1	ms
			t <sub>response-time2</sub>	After the module returns to no fault state, the time for FT to become inactive, for other (slower recovery) fault types			1	ms

			Primary (	Control: PC				
		es the converter; when held lo -up to V <sub>DD</sub> and is referenced t						
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	<b>CONDITIONS / NOTES</b>	MIN	ТҮР	MAX	UNIT
		PC enable threshold	V <sub>PC-EN</sub>				2.31	V
		PC disable threshold	V <sub>PC-DIS</sub>		0.99			V
DIGITAL	Any	Internally generated $V_{\text{DD}}$	V <sub>DD</sub>		3.21	3.3	3.39	V
INPUT	PC internal p	PC internal pull up resistance to $V_{DD}$	R <sub>enable-int</sub>	Pull up to $V_{DD}$	9.5	10.0	10.5	kΩ



# **Signal Specifications**

All specifications valid at 100% rated load and over specified input voltage range at 25°C, unless otherwise indicated. **Boldface** specifications apply over the temperature range of  $-40^{\circ}C < T_{INT} < 125^{\circ}C$ .

#### Trim: TR

- The TR pin enables and disables trim functionality when V<sub>IN</sub> is applied to the HDC. TR pin voltage is sampled right before soft start stage during startup
- If TR is not floating at power up and has a voltage less than TR trim enable threshold, trim is active
- If trim is active, the TR pin provides dynamic trim control with at least 500 Hz of -3 dB control bandwidth over the output voltage of the HDC
- $\bullet$  The TR pin has an internal pull-up to  $V_{\text{DD}}$  and is referenced to SGND pin of the converter

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
ANALOG	ALOG Regular	FB Peak Voltage	V <sub>FB</sub>				3.15	V
INPUT	Operation	PWM Frequency	F <sub>PWM</sub>		3.20			V
		Internally generated $V_{\text{DD}}$	V <sub>DD</sub>		3.23	3.30	3.37	V
ANALOG	Operational	TR pin analog range	V <sub>TRIM-RANGE</sub>		0	2.486	3.1	V
INPUT	with Trim	V <sub>OUT</sub> step resolution	V <sub>OUT-RES</sub>	With $V_{DD} = 3.3 \text{ V}$		6.21		mV
enable	enabled	TR internal pull up resistance to V <sub>DD</sub>	R <sub>trim-int</sub>		5.105	5.11	5.115	kΩ

#### **Regulated Voltage: VDD**

• Regulated supply power

• Intended to be used as low current supply for ancillary circuits


SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT
POWER Regular	$V_{DD}$ Voltage output	V <sub>VDD_OUT</sub>		3.23	3.30	3.37	V	
OUTPUT	Operation	V <sub>DD</sub> Source current	I <sub>VDD_OUT</sub>				20	mA

	Semi-regulated Voltage: VDDB									
Unregulated supply power input, required for future products										
SIGNAL TYPE	STATE	ATTRIBUTE	ATTRIBUTE         SYMBOL         CONDITIONS / NOTES         MIN         TYP         MAX         UNIT							
POWER Regular	VDDB Voltage	V <sub>VDDB</sub>		4		16	V			
INPUT	Operation	VDDB Current consumption	I <sub>VDDB</sub>	$V_{DD}$ pin not loaded		18	30	mA		

	Feedback: FB										
-	<ul> <li>PWM voltage regulation feedback from Digital Supervisor to DCM</li> <li>Intended to be used for a parallel array (future option)</li> </ul>										
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT			
	D. I.	FB Peak Voltage	V <sub>FB</sub>			3.3	3.37	V			
DIGITAL	Regular Operation	PWM Frequency	F <sub>PWM</sub>			25		kHz			
	operation	FB PWM Duty Cycle	DC <sub>FB</sub>		1		97	%			



# **Block Diagram**





# **Typical Performance Characteristics**

The following figures present typical performance at  $T_c = 25$ °C, unless otherwise noted. See associated figures for general trend data.




Figure 2 —  $V_{OUT}$  vs. operating temperature trend, at full load and nominal line




Figure 4 — No load power dissipation vs. V<sub>IN</sub>, at nominal trim



Figure 6 — Full load efficiency vs.  $V_{IN}$ ,  $V_{OUT} = 7.2 V$ 

HDC Module Page 10 of 20




Figure 3 — Disabled current consumption vs.  $V_{IN}$ 




Figure 5 — Initial startup from PC pin, with soft-start ramp. Nominal  $V_{IN}$ ,  $C_{OUT\_EXT}$  = 10000 uF, full load




Figure 7 —  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$ and  $I_{OUT}$ ,  $T_{CASE} = -40^{\circ}C$ 



# **Typical Performance Characteristics (Cont.)**

The following figures present typical performance at  $T_c = 25$ °C, unless otherwise noted. See associated figures for general trend data.




Figure 8 — Full load efficiency vs. V<sub>IN</sub>, V<sub>OUT</sub> = 12 V




Figure 10 — Full load efficiency vs. V<sub>IN</sub>, V<sub>OUT</sub> = 13.2 V





Figure 12 — 10% to 100% load transient response,  $V_{IN}$  = 300 V, nominal trim,  $C_{OUT\_EXT}$  = 1000 µF



**Figure 9** —  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$ and  $I_{OUT}$ ,  $T_{CASE} = 25^{\circ}C$ 




Figure 11 —  $V_{IN}$  to  $V_{OUT}$  efficiency and power dissipation vs.  $V_{IN}$ and  $I_{OUT}$ ,  $T_{CASE} = 100^{\circ}C$ 




Figure 13 — 100% to 10% load transient response,  $V_{IN}$  = 300 V, nominal trim,  $C_{OUT\_EXT}$  = 1000  $\mu$ F



# **Typical Performance Characteristics (Cont.)**

The following figures present typical performance at  $T_c = 25$ °C, unless otherwise noted. See associated figures for general trend data.




Figure 14 — Typical output voltage ripple,  $V_{IN} = 300$  V,  $V_{OUT} = 12$  V,  $C_{OUT\_EXT} = 1000 \ \mu$ F, full load



## **General Characteristics**

Specifications apply over all line, trim and load conditions,  $T_{INT}$  (internal) = 25°C, unless otherwise noted. **Boldface** specifications apply over the temperature range of -40°C <  $T_{INT}$  < 125°C.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Mechanical				
Length	L	Flanged and flangeless baseplate	56.62 / [2.23]	57.00/[2.24]	57.39 / [2.26]	
Width	W	Flanged baseplate	46.12 / [1.82]	46.50/[1.83]	46.88 / [1.85]	mm/[in]
Width	••	Flangeless baseplate	34.61 / [1.36]	34.99 / [1.38]	35.37 / [1.39]	
Height	Н	Flanged and flangeless baseplate	15.36/[0.61]	16.00/[0.63]	16.36 / [0.66]	
Volume	Vol	Flanged baseplate		43.00/[2.63]		cm <sup>3</sup> /[in <sup>3</sup> ]
volume	VOI	Flangeless baseplate		35.56 / [2.17]		
Weight	W			100 / [3.53]		g/[oz]
Pin material		C145 copper, ½ hard				
Underplate		Nickel	50		100	µin
Pin finish		Pure matte tin, whisker resistant chemistry	200		400	
		Assembly				
Storage temperature	T <sub>ST</sub>		-65		125	°C
ESD rating	HSM	Method per Human Body Model Test JEDEC JESD22-A114C	CLASS 1C			V
Laung	CDM	Charged Device Model Test JEDEC JESD22-C101C				v
		Reliablity				
MTBF		Calculated per Telcordia TR-NT-000332, 25°C		3.58		MHrs
		Telcordia Issue 2 - Method I Case 3; 25°C Ground Benigh, Controlled				
		Safety				
		IN to OUT	4,242			
Isolation voltage	V <sub>HIPOT</sub>	IN to CASE	2,121			V <sub>DC</sub>
		OUT to CASE	2,121			
		Agency Approvals				
A gangy approvals/standard-		EN 60950-1				
Agency approvals/standards		CE Marked for Low Voltage Directive and Ro	oHS Recast Direc	tive, as applicabl	le	



# **Environmental Qualification**

Test Description	Test Detail
HALT (Highly Accelerated Life Testing)	EIAJESD22-A110-B
Fungus	MIL-STD-810F Method 508.5, section II
Salt Fog	MIL-STD-810F Method 509.4
Solderability	MIL-STD-202G Method 208H
Terminal Strength	MIL-STD-202G Method 211A, condition A
Acceleration	MIL-STD-202G Method 211A, condition A
Altitude	MIL-STD-810F Method 500.2, procedures I & II
Explosive Atmosphere	MIL-STD-810F Method 511.4, procedure I, operational
High Temperature Operating Life (HTOL)	Vicor internal reference EIAJESD22-A110-B
Humidity	MIL-STD-810F Method 507.4, 95% Relative Humidity
Mechanical Shock	MIL-STD-810F, Method 516.5 Procedure I, MIL-S-901D lightweight hammer shock, MILSTD-202F, Method 213B
Random Mechanical Vibration	MIL-STD-810F, Method 514.5, Procedure I, Category 14, MIL-STD-810F, Method 514C, general minimum integrity
Resistance to Solvents	MIL-STD-202G, Method 215K
Temperature Humidity Bias	JESD22-A101-B, 1000hrs
Temperature Cycle	JESD22-A104-B
Thermal Shock	MIL-STD-202G, Method 107G, Condition



## **Pin Functions**

#### +IN, -IN

Input power pins. -IN is the reference for all control pins, and therefore a Kelvin connection is recommended to reduce effects of voltage drop due to -IN currents.

#### +OUT, -OUT

Output power pins.

#### PC (Primary Control)

This pin enables and disables the converter; when held low the unit will be disabled. It is referenced to the -IN pin of the converter. The PC pin has an internal pull-up to  $V_{DD \ INT}$  through a 10 k $\Omega$  resistor.

- Output enable: When PC is allowed to float above the enable threshold, the module is enabled. If leave PC floating, it is pulled up to V<sub>DD</sub> and module will be enabled.
- Output disable: PC may be pulled down externally in order to disable the module.

#### FT (Fault)

The FT pin provides a Fault signal. Anytime the module is enabled and has not recognized a fault, the FT pin is inactive. Whenever the powertrain stops (due to a fault protection or disabling the module by pulling PC low), the FT pin becomes active and provides current to drive an external circuit. The FT pin becomes active momentarily when the module starts up.

When active, FT pin drives to  $V_{DD}$ , with up to 5 mA of external loading. Module may be damaged from an over-current FT drive, thus a resistor in series for current limiting is recommended.

#### Remote Sense (+S, -S)

The Remote Sense pins sense the voltage at the load and adjusts the converter output voltage to compensate for the voltage drop in the leads/traces. The sense leads of the module must always terminate either directly to the output pins (local sense) or at the load (remote sense).

#### VDD

3.3 V regulated voltage for external ancillary circuits.

#### VDDB

Semi-regulated voltage for future products.

#### TR (Trim)

The TR pin is used to select the trim mode and to trim the output voltage of the converter. The TR pin has an internal pull-up to  $V_{DD\_INT}$  through a 5.11 k $\Omega$  resistor.


The converter shall latch trim behavior at application of  $V_{IN}$ , and persist in that same behavior until loss of input voltage.

• At application of  $V_{IN}$ , if TR is sampled at above  $V_{TRIM-DIS}$ , the module shall latch in a non-trim mode, and will ignore the TR input for as long as  $V_{IN}$  is present.

• At application of  $V_{IN}$ , if TR is sampled at below  $V_{TRIM-EN}$ , the TR will serve as an input to control real time output voltage trim. It will persist in this behavior until  $V_{IN}$  is no longer present.

If trim is active, the TR pin provides dynamic trim control at a typical 500 Hz of -3dB bandwidth over the output voltage. V<sub>OUT</sub> set point under full load and room temperature can be calculated using the equation below:

$$V_{OUT} = \left[ 1 + 0.171 \cdot \left( \frac{3.3 \cdot R_{trim}}{5110 + R_{trim}} \right) - 0.425 \right] \cdot V_{OUT\_NOM}$$



$$R_{trim} = \frac{1,277,500 \cdot (-40 V_{OUT} + 23 V_{OUT\_NOM})}{10,000 V_{OUT} - 11,393 V_{OUT\_NOM}}$$

#### FB (Feedback)

The FB pin produces PWM pulses whose duty cycle is maintained by the internal Digital Supervisor to regulate the output voltage. This pin will be used for paralleling modules to create high current/power arrays in the future.

#### SGND

Signal ground for referencing all control circuitry.

#### Soft Start

The first time the HDC starts after application of input voltage, it will go through a soft start sequence. Notice that the module will only startup if input voltage is inside the range of  $V_{IN-FULL-POWER}$ . After startup, the module can then operate in the entire VIN range.

This soft start sequence permits initial startup into a completely discharged load capacitance. The soft start sequence ramps the output voltage by modulating the internal error amplifier reference.



This causes the output voltage to approximate a piecewise linear ramp. The output ramp finishes then the voltage reaches either the nominal output voltage or the trimmed output voltage in cases where trim mode is active.

An HDC recovering from any fault condition does not assume that the output capacitance has remained charged. Just as with its initial startup sequence when  $V_{\rm IN}$  is first applied, it will again execute the soft start ramp.

#### **Output Current Limit**

The HDC features a fully operational current limit which effectively keeps the module operating inside the Safe Operating Area (SOA) for all valid trim and load profiles. The current limit approximates a "brick wall" limit, where the output current is prevented from exceeding the current limit threshold by reducing the output voltage via the internal error amplifier reference. Output Overload protection threshold is typically 105% of maximum output current, and can vary from 100% to 120% of maximum output current.

When the output current exceeds the current limit threshold, current limit action is postponed by 1ms, which permits the converter to momentarily deliver higher peak output currents to the load. Peak output power during this time is still constrained by the internal Power Limit of the module. The fast Power Limit and relatively slow Current Limit work together to keep the module inside the SOA. Delaying entry into current limit also permits the converter to minimize droop voltage for load steps. Sustained operation in current limit is permitted, and no derating of output power is required in an array. Some applications may benefit from well matched current distribution, in which case fine tuning sharing via the trim pins permits control over sharing. The converter does not require this for proper operation, due to the power limit and current limit behaviors described here. Current limit can reduce the output voltage to as little as the UVP threshold (V<sub>OUT-UVP</sub>). Below this minimum output voltage compliance level, further loading will cause the module to shut down due to the output undervoltage fault protection.

#### Line Impedance and Output Stability Requirements

Connect a high-quality, low-noise power supply to the +IN and –IN terminals. The interconnect cables can be up to 1 meter long each way, and up to 0.1 m apart between each other. Additional capacitance may have to be added between +IN and –IN to make up for impedances in the interconnect cables as well as deficiencies in the source. Significant source impedance can bring system stability issue for a regulated DC-DC converter and needs to be avoided or compensated.

Make sure input voltage slew rate dVin/dt is less than 1 V/us, otherwise a pre-charge circuit is required in the input side to control the charging slew rate. For the HDC, the output voltage stability is guaranteed as long as hold up capacitance  $C_{OUT}$  falls within the specified ranges.

#### Input Fuse Selection

The HDC is not internally fused, see safety approvals for required fusing.

#### Fault Handling

Input Undervoltage Fault Protection (UVLO)

The converter's input voltage is monitored to detect an input under voltage condition. If the converter is not already running, then it will ignore enable commands until the input voltage is greater than  $V_{IN-UVLO+}$ . If the converter is running and the input voltage falls below  $V_{IN-UVLO-}$ , the converter recognizes a fault condition, the powertrain stops switching, and the output voltage of the unit falls.

UVLO faults which are shorter than  $t_{\rm UVLO}$  may not be detected by the fault sequence logic, in which case the converter may not respond. After a UVLO fault is detected by the fault sequence logic and the converter shuts down as a result, it will wait for the input voltage to rise above  $V_{\rm IN-UVLO+}$ . Provided the converter is still enabled, the powertrain will again enter the soft start sequence.

#### Input Overvoltage Fault Protection (OVLO)

The converter's input voltage is monitored to detect an input over voltage condition. When the input voltage is more than the  $V_{IN-OVLO-}$ , a fault is detected, the powertrain immediately stops switching, and the output voltage of the converter falls.

After an OVLO fault occurs, the converter will wait for the input voltage to fall below  $V_{\rm IN-OVLO}$ . Provided the converter is still enabled, the powertrain will again enter the soft start sequence.

The powertrain controller itself also monitors the input voltage. Transient OVLO events which have not yet been detected by the fault sequence logic may first be detected by the controller, if the input slew rate is sufficiently large. In this case, powertrain switching will immediately stop. If the input voltage falls back in range before the fault sequence logic detects the out of range condition, the powertrain will resume switching and the fault logic will not interrupt operation Regardless of whether the powertrain is running at the time or not, if the input voltage does not recover from OVLO before t<sub>OVLO</sub>, the converter fault logic will detect the fault.

#### **Output Undervoltage Fault Protection (UVP)**

The converter determines that an output overload or short circuit condition exists by measuring its primary sensed output voltage. In general, whenever the powertrain is switching and the primary-sensed output voltage falls below  $V_{OUT-UVP}$  threshold, a short circuit fault will be registered. Once an output undervoltage condition is detected, the powertrain immediately stops switching, and the output voltage of the converter falls. The converter remains disabled for a time t<sub>FAULT</sub> and then provided the converter is still enabled, the powertrain will again enter the soft start sequence after t<sub>INIT</sub> and t<sup>ON</sup>.

#### **Temperature Fault Protections (OTP)**

The fault logic monitors the internal temperature of the converter. If the measured temperature goes higher than  $T_{INT-OTP}$ , a temperature fault is registered. As with the undervoltage fault protection, once a temperature fault is registered, the powertrain immediately stops switching, the output voltage of the converter falls, and the converter remains disabled for a time  $t_{FAULT}$ . Then, the converter waits for the internal temperature to return to below  $T_{INT-OTP}$  before recovering. Once recovered, provided the converter is still enabled, the HDC will again enter the soft start sequence after  $t_{INIT}$  and  $t_{ON}$ .



#### **Output Overvoltage Fault Protection (OVP)**

The converter monitors the primary sensed output voltage during switching to detect output OVP. If the primary sensed output voltage exceeds  $V_{OUT-OVP}$ , a fault is latched, the logic disables the powertrain, and the output voltage of the converter falls.

This type of fault is latched, and the converter will not operate until the latch is cleared. Clearing the fault latch is achieved by either disabling the converter via the PC pin, or else by removing the input power.

#### **Burst Mode**


Under light loading conditions, the HD Converter may operate in burst mode depending on the line voltage. Burst mode occurs whenever the internal power consumption of the converter combined with the external output load is less than the minimum power transfer per switching cycle. To prevent the output voltage from rising in this case, the powertrain is switched off and on repeatedly to effectively lower the average switching frequency, and permit operation with no external load. During the time when the power train is off, the module internal consumption is significantly reduced, and there is a notable reduction in no-load input power in burst mode.

#### **Pin Solderability**

Please refer to the Soldering Methods and Procedures for Vicor Power Modules application note for guidance on soldering the HDC module to printed circuit boards. The application note can be found at: www.vicorpower.com/documents/application\_notes/ an\_powermodulesoldering.pdf




## **Mechanical Drawings**



HDC Module Page 18 of 20



### **Mechanical Drawings (Cont.)**



HDC Module Page 19 of 20



# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

#### Vicor's Standard Terms and Conditions

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

#### **Product Warranty**

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

#### Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: RE40,072; 7,561,446; 7,920,391; 7,782,639; 8,427,269; 6,421,262 and other patents pending.

#### **Vicor Corporation**

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

