# Improving the Light Load Efficiency of a VI Chip ${ }^{\circledR}$ Bus Converter Array 

Ankur Patel



| Contents | Page |
| :--- | ---: |
| Introduction | 1 |
| Background | 1 |
| Designing an Eco Array |  |
| of Bus Converters | 4 |
| Design Considerations | 14 |
| Efficiency and Power Dissipation |  |
| for Six-Up Eco Array and |  |
| Simple Parallel Array | 15 |
| Design Example | 16 |
| Eco Array |  |
| Demonstration System | 18 |

Figure 1
Block Diagram of Parallel Bus Converter Array


#### Abstract

Introduction Parallel arrays of the bus converters are often used in applications where the output power of a single bus converter is not sufficient for the maximum-load conditions. Parallel arrays are very efficient under high-load conditions, but can suffer from inefficiency under light-load or no-load operation. This note describes a mechanism that minimizes the power dissipation of a VI Chip bus converters array for no-load and light-load conditions, while maintaining all of the maximum-load performance. The scope of technique and discussion is limited to a maximum $B C M{ }^{\circledR}$ array size to six. Different techniques are possible for managing larger arrays which are beyond the scope of this application note.


## Background

## Simple Parallel Array of Bus Converters

In a simple parallel array of bus converters (Figure 1), the power input pins ( +IN and -IN ) and the power output pins (+OUT and -OUT) of each bus converter in the array are directly connected together. The PC pin of each bus converter are also connected together to allow for synchronous start up and shut down of each bus converter in the array. In this type of array, each bus converter start synchronously when the common PC pin is allowed to float and each bus converter will share the load current at all power levels from light load to full load.


This simple paralleling of bus converters is commonly used in high-power DC-DC bus conversion. The advantages of this common practice are ease of design and lower components count. In such simple array, all of the bus converters are always on, which provides maximum current capability for dealing with fast-load current increases. On the other hand, it is not effective at limiting no-load power dissipation and improving the light-load efficiency.

## Improving Light-Load Efficiency with Current-Sensing Control

Reducing the number of active bus converters in an array at no-load or light-load conditions will increase efficiency, since each active bus converter consumes a small but measurable amount of power at no-load and light-load operating conditions. The bus converters array that reduces the number of active bus converters as the load decreases and adds bus converters as the load increases, maximizes efficiency. Under low-power conditions, only one bus converter is enabled. As the load current increases the current-sensing control circuit switches on additional bus converters to share the load up to the maximum load current of the array.

The control circuit in this solution requires an input signal that is proportional to the load current and output signal that controls the primary reference PC pin of the bus converter. PC pin is used to enable or disable the bus converter module. The bus converter module $\left(\mathrm{BCM}^{\circledR}\right)$ is the fixed-ratio DC-DC converter which provides the step-down unregulated voltage conversion and step-up current conversion from primary to secondary side. Therefore, primary (input) current is proportional to secondary (output) load current. Proportionality constant is defined as the ratio of output voltage and input voltage. Therefore the primary current provides the indication of the secondary side-load current. The primary (input) referenced current sensing control circuit and primary referenced PC pin eliminates the need for an isolation device.

Using a technique we will call module-level current-sensing control, a designer can design an array where the primary current of each $B C M$ is sensed by a single current-sense resistor inserted into the return path of the primary side $(-I N)$ of each $B C M$. $\mathrm{N}-1$ control circuits are required for an array of N BCMs. The input of each control circuit senses the input current proportional to the load current passing through the single-sense resistor, and its output enables or disables the next BCM in the array based on set threshold levels. The control circuits are designed such that the first BCM in the array is always enabled and additional BCMs are added as the load increases. Each control circuit would be designed to enable and disable the next BCM as fixed power levels are reached on both increasing power and decreasing power.

This technique has several advantages. The design of the control circuits for each BCM is simpler due to commonality in the circuits, the sense resistors consume less power and the configuration offers more flexibility to the designer. Lower power dissipation in the current-sense resistors is critical because this results in smaller, less expensive components.

Figure 2 illustrates an array of bus converters designed to provide high output current and utilizing module-level current-sensing control to improve the light-load efficiency. This "Eco Array" implementation uses $\mathrm{N}-1$ control circuits for the array of N BCMs . The input of the first control circuit senses the current passing through Rsense1, the current through the first BCM, and enables or disables the second $B C M$ in the array based on the power level of the first $B C M$. The second control circuit senses the current passing through Rsense2, and enables or disables the third BCM in the array based on the power level of the second $B C M$. The current-sense resistor in the last $B C M$ is not necessary for current sensing; it is added to balance the voltage drop in the return path of the input current to achieve better current-sharing accuracy when all BCMs are ON. The control circuits are also designed to disable BCMs sequentially when the sense resistors indicate that the load has decreased.

Figure 2
Block Diagram of Parallel BCM Array (the Eco Array)


Let's understand the process to switch the $\mathrm{BCM}^{\circledR}$ on and off sequentially. At no load to 270 Watts input power, only BCM 1 is active. As the current demand rises above 270 Watts, BCM2 switches on and the current is divided equally between $B C M 1$ and $B C M 2$. As the power from $B C M 2$ increases above 270 Watts (total power of 540 Watts), BCM3 switches on and the power is divided among all three converters. So on and so forth.

As the total power drops below 1200 Watts, BCM 6 will be ready to switch off and the current will be divided between BCM1 to BCM5 (240W each at 1200W). As the power decreases further, BCM5 will be ready to switch off at total power of 800 Watts and current will be divided between BCM1 to BCM4 (200W each at 800W). So on and so forth. Note that the current level at which BCM switches off is different from the level at which it is switched on. This is necessary to prevent BCM from repeatedly switching on and off due to the switching noise. It is important to keep the separation between lower switch (trip) points to prevent the overlap BCM turn-off events when load decreases. The design of the hysteresis in the comparator circuit is a very important part of the design.

## Designing an Eco Array of Bus Converters

A reference schematic for Eco Array is shown in Figure 3 which shows the location of the current sensing control circuits to sense input current of each $B C M{ }^{\circledR}$ and control the next $B C M$. The reference schematic for each control circuit block is shown in Figure 4. The system will spend a considerable time at low or no-load conditions; therefore the converter array is being designed for low-idle power using the module level current sensing control.

## Selecting Appropriate BCM the Bus Converter from Product Listing

The BCM, an isolated fixed-ratio DC-DC bus-conversion module, is selected based on the following electrical parameters:

- Input voltage range
- Output voltage range
- Input to output voltage ratio

Rated output power
To find a BCM to meet a particular design requirement, visit:
http://www.vicorpower.com/dc-dc-converters-board-mount/bus-converter-module
Array requires more than one BCM therefore calculate the number of BCM required in parallel array from the rated output power of single BCM with $5 \%$ de-rating to allow the mismatch in the load sharing and specified output power of the parallel array.

## Choosing the Current-Sense Resistors

Figure 3 shows the location of current-sense resistors in the Eco Array with module level current-sensing control circuits. Current-sense resistor tolerances have a significant impact on the overall accuracy of the current sharing and set point voltages. It is critical to select these resistors with a tolerance consistent with the overall current sharing accuracy desired.

The value of the current-sense resistor must be large enough such that the voltage drop is considerably higher than the input offset voltage of the differential amplifier. The sense resistors contribute to overall power loss. Their values should be kept low to minimize power dissipation. The maximum value of the current-sense resistor based on maximum desired power dissipation is calculated using the following equation.
$R_{\text {SENSE }}<\frac{P_{R_{\text {SENSE_MAX }}} \bullet\left(V_{I N}\right)^{2} \bullet \eta^{2}}{\left(P_{\text {OUT_MAX }}\right)^{2}} \Rightarrow$
$R_{\text {SENSE }}<\frac{P_{R_{\text {SENSE_MAX }}}}{\left(I_{\text {IN_MAX }}\right)^{2}}$

Where:
$\mathrm{R}_{\text {SENSE }}=$ Resistance of the current-sense resistor in ohms
$\mathrm{P}_{\text {RENSE_MAX }}=$ Allowed maximum power dissipation in each current-sense resistor in watts. One can allow up to 1W.
$\mathrm{V}_{\mathrm{IN}}=$ Operating input voltage in volts
$\eta$ = Efficiency of the bus converter at maximum output power
Pout_max = Maximum output power of the bus converter in watts
$\mathrm{I}_{\mathrm{IN} \_ \text {MAX }}=$ Maximum input current of the bus converter in amps.
It can be determined from the respective product data sheet.
All current-sense resistors should be equal for better load sharing.

Table 1 defines the value of current-sense resistor required for various $B C M s$.

Table 1
Value of Current-Sense Resistors

Figure 3
Eco Array of the Bus Converter Modules

Nominal Input Voltage of BCM
Current-Sense Resistor ( $\mathrm{m} \Omega$ )

| $384 \mathrm{~V}(352 \mathrm{~V}, 270 \mathrm{~V})$ | $\mathrm{Xm} \Omega$ |
| :--- | :--- |
| 48 V | $\mathrm{X} / 8 \mathrm{~m} \Omega$ |

Five current-sense resistors are required for array of six. Last $B C M{ }^{\circledR}$ does not require the current-sense resistor, but it is inserted to improve the current-sharing accuracy of each BCM when all six BCMs are ON in the array. 384V nominal input BCM requires the $\mathrm{Xm} \Omega$ standard current-sense resistor. For same voltage drop and to use the same control circuit, 48 V nominal input BCM requires $\mathrm{X} / 8 \mathrm{~m} \Omega$ current-sense resistor for BCMs with same rated power. Select standard current-sense resistor for given input voltage and allowable power dissipation in resistor. Multiple resistors can be paralleled to get the desired resistor value.


## Designing the Control Circuits

Each of the control circuits has three blocks as shown in Figure 4. They are (1) the differential gain stage which is the input stage, (2) the comparator stage - which is the middle stage and (3) the PC logic circuit which is the output stage of the control circuit.

Figure 4
The Control Circuits Share a Common Topology with a Gain Stage, a Comparator Stage and a PC Logic Circuit


The $B C M{ }^{\circledR} P C$ pin provides a 5 V voltage supply with 2.4 mA current drive capability. Since the control circuits are very low power, the PC pin is capable of providing the supply voltage for the differential-gain circuit, comparator circuit and the voltage-reference circuit. The PC pin voltage eliminates need of an external power supply in the array by providing the $\mathrm{V}_{\mathrm{Cc}}$ power to control circuits. The external PC Logic circuit also uses a +IN rail to establish the proper logic.

The voltage reference IC (U1) is a precision, low-power and low drop out 1.25 V voltage references which is available with accuracy of $\pm 0.2 \%$. The reference voltage is connected to the inverting terminal of the op-amp used in the comparator stage. An alternative reference can be substituted if higher precision is required, provided that the components are implemented properly. For more information, please follow the voltage reference data sheet. Figure 5 shows a circuit for generating a 1.25 V voltage reference from the $P C$ signal of first $B C M$ in the array.

Figure 5
Generating 1.25V Voltage Reference from
PC Signal of First BCM


## Selecting the Op-Amp for Differential Amplifier and Comparator Circuits

The op-amp (U2[i]) was selected due to its low input offset voltage, micro-power, cost and small package option, which allows the same part to be used for all of the designs recommended in this application note. If the use of a different part is desired, the user should evaluate the parameters of the device to ensure that it will function properly and not affect the overall performance.

A low-offset voltage is preferable because this, in combination with the sense resistor tolerance, will factor into the trip-point accuracy. Additional considerations include power dissipation, speed and output current sinking/sourcing capability. One should use an op-amp with micro power consumption. The op-amp output should have enough voltage capability to drive the gate of the logic MOSFET. Follow the op-amp manufacturer's data sheet on decoupling. In general, the op-amp supply terminal should always be bypassed locally with a low-ESR capacitor. Do not put more than 1000 pF bypass capacitance directly at the PC pin of the $\mathrm{BCM}{ }^{\circledR}$. If more capacitance is required, it should be added with series resistance between the capacitor and the PC pin as shown in Figure 3.

## Differential Gain Stage and Selecting the Gain Resistors

The voltage drop across the current sense resistor is low and the differential gain circuit boosts the signal to a level that will work with the comparator circuit. The op-amp is configured as a differential amplifier. The input resistors and feedback resistors set the differential voltage gain of the stage. Good common-mode rejection and wide common-mode voltage range are important because the amplifier works with large, changing common-mode signals.

## Differential Gain Stage Control Circuit \# i

The gain of the differential current-sense amplifier for ith control circuit is given by the following equation, with the assumption that $R_{7}[i]=R_{10}[i]$ and $R_{5}[i]=R_{12}[i]$.
$A_{V}[i]=\frac{V_{O D}[i]}{V_{S E N S E}[i]}=\frac{R_{5}[i]}{R_{7}[i]}=$
$\left(\frac{V_{P C}}{P_{\text {UTP }}[i]-P_{\text {LTP }}[i]}\right) \cdot\left(\frac{R_{8}[i]}{R_{6}[i]}\right) \cdot\left(\frac{V_{I N}}{R_{\text {SENSE }}}\right)$

Where:
$A_{V}[i]=$ Voltage gain of the differential-gain stage in control circuit \# i
$V_{P C}=P C$ voltage $=5 \mathrm{~V}$
$P_{\text {UTP }}[i]=B C M[i]$ input power at which control circuit \#i output prepare to enable the BCM $[i+1]=$ Upper trip point for the $i^{\text {th }}$ circuit
$P_{\text {LTP }}[i]=B C M[i]$ input power at which control circuit \#i output prepare to disable the BCM $[i+1]=$ Lower trip point for the $i^{\text {th }}$ circuit
$\mathrm{R}_{8}[\mathrm{i}]$ and $\mathrm{R}_{6}[\mathrm{i}]$ are hysteresis resistors in control circuit \#i
$\mathrm{V}_{\mathrm{IN}}=$ Operating input voltage
$\mathrm{R}_{\text {SENSE }}=$ Current-sense resistor
$\mathrm{V}_{\mathrm{OD}}[\mathrm{i}]=$ Output voltage of the differential-gain amplifier in control circuit \#i
$\mathrm{R}_{5}[\mathrm{i}]$ and $\mathrm{R}_{7}[\mathrm{i}]$ are the differential amplifier gain resistors in control circuit \#i
$\mathrm{V}_{\text {SENSE }}[\mathrm{i}]=$ Voltage drop across the current-sense resistor in control circuit \#i

## Comparator Stage and Selecting the Hysteresis Resistors

The amplified-sense voltage is available at the differential-gain stage output. It is compared with the voltage reference in the comparator stage. The op-amp is configured as a comparator with hysteresis with the amplified-sense voltage present on the non-inverting input and the reference voltage at the inverting input. The comparator produces a logic-low to logic-high transition of output, when the amplified-sense voltage crosses above the voltage reference. This logic-high output will go to the positive supply rail of the op-amp. The comparator produces a logic-high to logic-low transition at the output, when the sense voltage at the non-inverting terminal of the op-amp crosses below the voltage reference. Positive feedback is also added around the comparator to generate the hysteresis. The amount of hysteresis is determined by the values of resistors ( $\mathrm{R} 6[\mathrm{i}], \mathrm{R} 8[\mathrm{i}]$ ) and the 1.25 V voltage reference. The following equation determines the resistors (R6[i], R8[i]) for ith control circuit.

## Determining the Comparator Circuit Values of Control Circuit \# i

$\frac{R_{6}[i]}{R_{8}[i]}=\frac{V_{P C} \bullet P_{U T P}[i]}{\left(P_{U T P}[i]-P_{L T P}[i]\right) \cdot V_{R E F}}-1$

Where:
$\mathrm{V}_{\mathrm{REF}}=$ Reference voltage for comparator $=1.25 \mathrm{~V}$
All other variables are defined in Equation 2.
Following Table 2 provides the upper-trip points and lower-trip points for each control circuit to calculate the hysteresis resistors and differential-gain resistors. Non-percentage numbers are given as an example for 325 W rated $\mathrm{BCM}{ }^{\circledR}$.

Table 2
Upper and Lower Threshold Levels for Six-Up Eco Array.

| For $\mathbf{i}=\mathbf{1} \mathbf{- 5}$ | UTP in terms of Module Input Power | LTP in terms of Module Input Power |
| :--- | :---: | :---: |
| Control Circuit [1] | $270 \mathrm{~W},(83 \%)$ | $70 \mathrm{~W},(21.5 \%)$ |
| Control Circuit [2] | $270 \mathrm{~W},(83 \%)$ | $100 \mathrm{~W},(30.7 \%)$ |
| Control Circuit [3] | $270 \mathrm{~W},(83 \%)$ | $130 \mathrm{~W},(40.0 \%)$ |
| Control Circuit [4] | $270 \mathrm{~W},(83 \%)$ | $160 \mathrm{~W},(49.2 \%)$ |
| Control Circuit [5] | $270 \mathrm{~W},(83 \%)$ | $190 \mathrm{~W},(58.4 \%)$ |

## Selecting the MOSFETS for PC Logic Circuit

When switch Q1B[i] turns on, it pulls PC to SG and draws worst-case 5 mA current through single BCM PC pin.

Gate threshold voltage is the key parameter for selection of MOSFET Q1A[i] and Q1B[i]. The gate threshold voltage for 2 N 7002 V is 1.0 V to 2.5 V . The maximum rating for the gate-to-source voltage is 20 V and drain-to-source voltage is 60V.

On-state drain current is one more key parameter for selection of Q1A[i] and Q1B[i] under transient conditions at corner points. It is good to know the transfer characteristic drain current vs. gate-to-source voltage at various junction temperatures, especially in low-threshold gate-to-source voltage range. The maximum rating for continuous-drain current is 280 mA .

## Selecting the Diodes, Resistors and Capacitors for PC Logic Circuit

The PC logic circuit drives the PC pin of the next $\mathrm{BCM}^{\circledR}$ in the array based on the comparator output. The PC Logic stage has an open-drain output that utilizes the internal pull-up resistor of the PC-pin. When the comparator output is logic-high, the BCM PC voltage is floating and the BCM is enabled. When the comparator output is logic-low, the BCM PC voltage is pulled low and the BCM is disabled. This circuit is designed using MOSFETs (Q1A[i], Q1B[i]) and resistors (R4 [i], R9 [i]).
R4 [i] and R9 [i] form a voltage divider between the BCM +IN supply rail and the gate of MOSFET $\mathrm{Q} 1 \mathrm{~B}[\mathrm{i}]$ as shown in the schematic of Figure 4 and 8 . The voltage at the gate of MOSFET Q1B is given by following equation when Q1A is OFF.
$V_{G I}=\left(\frac{R_{9}}{R_{9}+R_{4}}\right) \cdot\left(V_{I N}\right)$
It is necessary to keep the gate of MOSFET Q1B above Vgs (max th) under start-up condition at less than minimum input voltage turn-on so the MOSFET Q1B turns on before the BCM1 turns ON and disables next BCMs by pulling PC LOW. Therefore, the following equation should be true in order for the minimum input voltage level to turn BCM2 OFF at no load.
$\left(\frac{R_{9}}{R_{9}+R_{4}}\right) \cdot\left(V_{\text {IN_MIN_ON }}\right) \geq V_{\text {GS_MAX_TH }}$
$R_{9} \geq \frac{R_{4}}{\left(\frac{V_{\text {IN_MIN_ON }}}{V_{\text {GS_MAX_TH }}}-1\right)}$

Where:
$\mathrm{V}_{\text {IN_MIN_ON }}=$ Minimum input voltage required to turn BCM on
$\mathrm{V}_{\text {GS_MAX_TH }}=$ Maximum gate-to-source threshold voltage for selected MOSFET such as 2 N 7002 V
One can also select these values for $4-5 \mathrm{~V}$ gate-to-source voltage of MOSFET Q01B. Voltage across R4 resistor is in the range of HV BCM input voltages. Maximum voltage allowed across 2512 resistor is 500V. 1206 Resistor can be used for 48 V nominal input BCMs. Diodes used in PC logic circuit can be small signal logic schottky type diode.

## Understanding the Functionality of Two-BCM Turn-On for Positive Load Transient with Staggered BCM Turn-Off

This PC logic circuit is designed using MOSFETs Q1, resistors R4, R9 and Rx and capacitor C10 to generate delay on the falling edge of load. It is necessary to have a proper separation in delay for each control circuit to prevent the overlap events of BCM turn-off when load decreases. This circuit should also be designed keeping maximum toggle rate of $P C$ in consideration. Sequential staggered turn-off of each BCM can be achieved by setting the proper time constant in the output stage of the control circuit. The first control circuit has the highest time constant and fifth control circuit has the lowest time constant for six-converter array.
To prevent the overlap turn-off due to the component tolerance in the output stage of the control circuit and to allow the minimum restart time [TON1] of the BCM as specified in the data sheet, it is important to keep BCM sequential turn-off slower than the turn-on and Eco Array requires, (1) Staggered sequential turn-off of all BCMs on falling edge of the load pulse with sufficient separation between adjacent BCMs, (2) Two bus converters turn-on instead of one for positive-load transient. This is described in timing diagram of Figure 6. Let's understand why this is important using following conceptual-timing diagram in Figure 7. Two-BCM turn-on for positive-load transient can also increase the reliability of bus converters by reducing the stress on each BCM in the array in comparison to single-BCM turn-on. This scenario for six-BCM array can be achieved using the circuit diagram of Figure 8. Following, Table 3 defines the time constant needed for each control circuit to generate the extended sequential turn-off. The conceptual timing diagram in Figure 6 is drawn for an array of six bus converters. It shows the load-current pulse and the outputs of control circuit $1-5$, which are the PC inputs for BCM 2 to BCM 6 and indicates the turn-on and turn-off of the BCM 2 to BCM 6 .

Figure 6
Conceptual Timing Diagram
(Not to Scale)


Figure 7
Conceptual Timing Diagram
(Not to Scale)



When Load falls to zero and rises within half second, $\mathrm{BCM}[3]$ is ready to start but BCM[3] will start after $B C M[2]$ in sequential one BCM turn on. Therefore event highlighted left is not possible load transient with staggered turn off for


BCM[3] is ready to start and BCM[3] will start before $\operatorname{BCM}[2]$ in sequential two BCM turn on to meet the load demand. Therefore event highlighted left is possible

## Defining Needed Time Constant for Staggered BCM ${ }^{\circledR}$ Turn-Off

Voltage across capacitor C10 during charging and discharging is given by Equation 5 and Equation 6 respectively for five control circuits.

$$
\begin{equation*}
V_{C C 10}[i]=V_{T H}[i]\left(1-l^{\left(-\frac{t[i]}{\tau_{c}(i)}\right)}\right) \tag{5}
\end{equation*}
$$

Where,

$$
\begin{equation*}
R_{T H}[i]=\frac{R_{4}[i] R_{9}[i]}{R_{4}[i]+R_{9}[i]}+R_{X}[i]=R_{X}[i] \tag{5a}
\end{equation*}
$$

for $R_{4} \| R_{9} \ll R_{X}[i]$
$V_{T H}[i]=V_{I N}\left(\frac{R_{9}[i]}{R_{4}[i]+R_{9}[i]}\right)=4 \mathrm{~V}$
(Keep $\mathrm{V}_{T H}[\mathrm{i}]$ above the 2.5 V maximum threshold of MOSFET Q1B[i])
$\tau_{C}[i]=R_{T H}[i] C_{10}[i]$
$V_{D C 10}[i]=V_{T H}[i]\left(e^{\left(-\frac{t i j]}{\tau_{D}[i]}\right)}\right)$

Where,
$\tau_{D}[i]=R_{\text {DSON }} C_{10}[i]$

## Table 3

Defines the Time Constant Needed for Staggered

BCM Turn-Off
for Six-Up Array

|  | Time Constant Needed for Staggered BCM Turn-Off | Minimum Time to Reach the $\mathrm{V}_{\text {GSthmin }}=1 \mathrm{~V}$ to Turn MOSFET Q1B[i] ON Using Equation 5 | Typical Time to Reach the $\mathrm{V}_{\text {GSTHTYP }}=1.76 \mathrm{~V}$ to Turn MOSFET Q1B[i] ON Using Equation 5 | Maximum Time to Reach the $\mathrm{V}_{\text {GSthmax }}=2.5 \mathrm{~V}$ to Turn MOSFET Q1B[i] ON Using Equation 5 |
| :---: | :---: | :---: | :---: | :---: |
| Control Circuit [5] | 2 seconds | 0.575 second | T6 $=1.159$ seconds | 1.962 seconds |
| Control Circuit [4] | 8 seconds | 2.301 seconds | T5 $=4.638$ seconds | 7.847 seconds |
| Control Circuit [3] | 28 seconds | 8.055 seconds | T4 $=16.234$ seconds | 27.463 seconds |
| Control Circuit [2] | 97 seconds | 27.905 seconds | T3 $=56.242$ seconds | 95.140 seconds |
| Control Circuit [1] | 333 seconds | 95.798 seconds | T2 = 193 seconds | 326.616 seconds |

Figure 8


## How a Control Circuit Works

Let's understand how a circuit in Figure 8 works for ECO Array of six bus converters. At no load to 270W input power, only BCM1 is active. As the current demand rises above 270W input power, output of the comparator in the first control circuit transition from logic low to logic high, capacitor C10 in the first control circuit discharged through diode D1 and $R_{\text {DSON }}$ of MOSFET Q1A in the first control circuit and MOSFET Q1B in the first control circuit turns off and switches the BCM2 ON. The first control circuit primarily enables the BCM 2 . But at the same time capacitor C 10 in the second control circuit discharge through diode D2 in second control circuit and $R_{\text {DSon }}$ of MOSFET Q1A in the first control circuit and MOSFET Q1B in the output stage of the second control circuit turns off and switches the BCM3 ON. $B C M 2$ and $B C M 3$ switch on and the current is divided equally between $B C M 1, B C M 2$ and $B C M 3$ ( 90 W each at 270W input power). Lower threshold of control circuit 1 has to be at least 10W lower than 90W for proper functionality of the array. BCM1, BCM2 and BCM3 share the load up to 810W input power. At 810 W input power, output of the comparator in the second and third control circuit transition from logic low to logic high, capacitor C10 in the third control circuit discharged through diode D1 and $R_{\text {Dson }}$ of MOSFET Q1A in the third control circuit. Same capacitor C10 in the third control circuit also discharged through D2 in third control circuit and $R_{\text {DSON }}$ of MOSFET Q1A in the second control circuit and MOSFET Q1B in the third control circuit turns off and switch the BCM4 ON.

The third control circuit primarily enables the BCM4. But at the same time capacitor C10 in the fourth control circuit discharged through the D2 in the fourth control circuit and RDSON of MOSFET Q1A in the third control circuit and MOSFET Q1B in the output stage of the fourth control circuit turns off and switch the BCM5 ON. BCM4 and BCM5 switch ON and the current is divided equally between BCM1, BCM2, BCM3, BCM4 and BCM5 (162W each at 810W input power). Lower threshold of control circuit $1-3$ has to be at least 10 W lower than 162 W for proper functionality of the array. BCM1, BCM2, BCM3, BCM4 and BCM5 share the load up to 1350W input power. At 1350W input power, output of the comparator in the fourth and fifth control circuit transition from logic low to logic high, capacitor C10 in the fifth control circuit discharges through diode D1 and RDSON of MOSFET Q1A in fifth control circuit. Same capacitor C10 also discharged through diode D2 in the fifth control circuit and $R_{\text {DSON }}$ of the MOSFET Q1A in the fourth control circuit and MOSFET Q1B in the output stage of the fifth control circuit turns off and switches the BCM6 ON. BCM6 switch ON and the current is divided equally between all six $\mathrm{BCMs}^{\circledR}$ (225W each at 1350W input power). Lower threshold of control circuit $1-5$ has to be at least 10W lower than 225W for proper functionality of the array. All six BCMs share the load up to 1950W full load power. Hysteresis diagram for above circuit is shown in Figure 9 for array of six bus converters.

Figure 9
Hysteresis Diagram

| Control Circuit 1 |  | Control Circuit 2 |  |  | Control Circuit 3 |  |  | Control Circuit 4 |  |  | Control Circuit 5 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HIGH |  | HIGH |  |  | HIGH |  |  | HIGH |  |  | HIGH |  |
| LOW |  | LOW |  |  | LOW |  |  | LOW |  |  | LOW |  |  |

As the total input power drops to 1140W (190W times 6), comparator output in the fifth control circuit transitions from high logic to low logic. BCM6 is ready to switch off and the current will be divided between BCM1 to BCM5 (228W each at 1140W input power) after staggered BCM6 turn-off. As the input power decreases further to 800 W ( 160 W times 5 ), comparator output in the fourth control circuit transitions from high logic to low logic. BCM5 is ready to switch off and current will be divided between BCM1 to BCM4 (200W each at 800W input power) after staggered BCM5 turn-off. As input power decreases further to 520W (130W times 4), comparator output in the third control circuit transitions from high logic to low logic. BCM4 is ready to switch off and current will be divided between BCM1 to BCM3 (173.33W each at 520W input power) after staggered BCM4 turn-off. As input power decreases further to 300W (100W times 3), comparator output in the second control circuit transitions from logic high to logic low. $B C M 3$ is ready to switch off and current will be divided between $B C M 1$ to BCM2 (150W each at 300W input power) after staggered BCM3 turn-off. As the input power further decreases to 140W (70W times 2), comparator output in the first control circuit transitions from logic high to logic low. BCM2 is ready to switch off and current will be transferred to BCM1 (at 140W input power) after staggered BCM2 turn-off. Note that the current level at which BCM switches off is different from the level at which it is switched on. This is necessary to prevent BCM from repeatedly switching on and off due to the switching noise. It is important to keep the enough separation between lower-switch (trip) points of all circuits to prevent the overlap BCM turn-off events when load decreases. The design of the hysteresis in the comparator circuit is a very important part of the design.

## Design Considerations

Application note AN: 005 provides board layout guidelines for using VI Chip ${ }^{\circledR}$ components. Additional consideration must be given to the external control circuit components. The current-sense resistor voltage - on the order of milivolts - is highly sensitive to noise. The control circuit should be located as close as possible to the sense resistor to minimize noise pick up through the sense lines. A four-terminal Kelvin contact is recommended for best results, eliminating the error caused by solder resistance from the resistor to the current-carrying connection on the PCB. The control signal from the sense circuit to the BCM should be shielded by enclosing them between power planes, power and ground plane or ground planes. Avoid grounding of the control circuits both side of the low side current-sense resistor to prevent a short circuit and to allow the single-point ground reference for each control circuit that ties together the input-supply ground.

Keep the output power plane as symmetrical as possible at the output for better current-sharing accuracy. Use of wider traces for power planes ( $+\mathrm{IN},-\mathrm{IN},+\mathrm{OUT},-\mathrm{OUT}$ ) is recommended to allow more current. Cu thickness less than $10 z$ should be avoided due to current density in the traces. Resistance introduced by power traces particularly on the output of the $\mathrm{BCM}^{\circledR}$ can be minimized by allocating the multiple layers for current-carrying traces, assigning 2 - 30z Cu weight to current-carrying traces and using wider and shorter current-carrying traces.

The worst-case PC-to-V Out enable delay is 240 ms (T1) for B384F120T30. The delay from the upper-trip point to PC high is 0.2 ms . Total delay is 240.2 ms . Delay limits the load-current slew rate to $20.8 \mathrm{~A} / \mathrm{s}$. If the load-current slew rate is more than $20.8 \mathrm{~A} / \mathrm{s}$, then it's possible that the load current will hit the BCM power limit (current limit) and the BCM can go through the restart sequence. It is necessary to apply load with a slew rate of less than 20.8A/s to prevent a multiple restart situation.

The worst-case PC-to- $\mathrm{V}_{\text {out }}$ enable delay is $150 \mu$ s for a VTM2-based BCM such as VIB0002TFJ. It is recommended that load-current slew rates are more than $20.8 \mathrm{~A} / \mathrm{s}$ and less than $21 \mathrm{~A} / \mathrm{ms}$. Addition of C10 can also affect the BCMs turn-off during the falling edge of load current. So VTM1 based designs are beyond the scope of this app note. Keeping more than one BCM ON at no load at some cost of light load efficiency can increase the load-current slew rate further. So there is a tradeoff between light-load efficiency and slew-rate of the load current. In addition, increase in the upper-threshold levels also puts the maximum limit on load-current slew rate. All these points needs to be considered while designing the control circuits for proper operation.
The Eco Array using module current-sensing technique (as shown here) limits the number of bus converters in the array to six. Different design techniques can be incorporated to increase the number of bus converters in a parallel array, but they are beyond the scope of this application note. Following hysteresis number in Figure 10 with six control circuits can increase the number of bus converters in the array to seven.

Figure 10
Hysteresis Diagram


Six-sigma accuracy of upper and lower threshold levels can be improved by selecting lower-tolerance resistors, using a high-precision voltage reference, minimizing variations in input voltage and PC voltage and using a lower offset voltage op-amp with good common-mode rejection and wide common-mode voltage range for amplifier.

## Efficiency and Power Dissipation for Six-Up Eco Array and Simple Parallel Array

Figure 11 compares the efficiency of a simple-parallel array with that of an Eco Array of Six $384 \mathrm{~V}-48 \mathrm{~V}$ BCMs ${ }^{\circledR}$ over the output-power range. The light-load efficiency can be improved up to $20 \%$ under light-load conditions using eco array. Figure 12 shows that no-load power dissipation of eco array is lower by 31 W for six $384 \mathrm{~V}-48 \mathrm{~V}$ BCMs using the module current-sensing technique.

Figure 11
Efficiency of Eco Array and Simple Parallel Array


Figure 12
Power Dissipation in Eco Array and Simple Parallel Array


## Design Example

An application requires the bus converters be placed in parallel for higher power up to 1800 W . A 384 V nominal output voltage of PFC front-end drives the bus converter array. The output of the bus converters array drives 48 V nominal input voltage load.

## Selecting Appropriate $B^{\text {B }}{ }^{\circledR}$ from Product listing

Ratio of input voltage to output voltage is close to 8 . The BCM384F480T325A00 provides a fixed ratio of 8 and 325 W rated output power. Operating 384 V input voltage falls within the input voltage range of BCM384F480T325A00 as specified in the product data sheet. Operating 48 V output voltage also falls within the output voltage range of the BCM384F480T325A00.

## Determine the number of BCMs required in parallel array

$\mathrm{N}=$ number of bus converters required in the parallel array $=\frac{1800 \mathrm{~W}}{0.95 \cdot 325 \mathrm{~W}}=5.82=6$

## Choosing the Current-sense Resistors

Using Equation 1
$R_{S E N S E}<\frac{P_{R_{S E N S E \_M A X}}}{\left(I_{I N_{\_} M A X}\right)^{2}}=\frac{0.25}{1^{2}}=0.25 \Omega$

Choose the standard current-sense resistor value lower than $0.250 \Omega$.
All current-sense resistors are equal to $0.1 \Omega 1 \% 1 \mathrm{~W}$ rated.

## Selecting the Components Value for five Control Circuits for 384 V input voltage

Selecting the Hysteresis Resistors $R_{6}$ and $R_{8}$
Using Equation 3 and Table 2
$\frac{R_{6}[i]}{R_{8}[i]}=\frac{V_{P C} \cdot P_{U T P}[i]}{\left(P_{U T P}[i]-P_{L T P}[i]\right) \cdot V_{R E F}}-1$

1st Control Circuit
$\frac{R_{6}[1]}{R_{8}[1]}=\frac{5 \mathrm{~V} \cdot 270 \mathrm{~W}}{(270 \mathrm{~W}-70 \mathrm{~W}) \cdot 1.25 \mathrm{~V}}-1=4.4 \Rightarrow R_{8}[1]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{6}[1]=44.2 \mathrm{k} \Omega, 1 \%$
2nd Control Circuit
$\frac{R_{6}[2]}{R_{8}[2]}=\frac{5 \mathrm{~V} \cdot 270 \mathrm{~W}}{(270 \mathrm{~W}-100 \mathrm{~W}) \cdot 1.25 \mathrm{~V}}-1=5.3529 \Rightarrow R_{8}[2]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{6}[2]=53.6 \mathrm{k} \Omega, 1 \%$

3rd Control Circuit
$\frac{R_{6}[3]}{R_{8}[3]}=\frac{5 \mathrm{~V} \cdot 270 \mathrm{~W}}{(270 \mathrm{~W}-130 \mathrm{~W}) \cdot 1.25 \mathrm{~V}}-1=6.7142 \Rightarrow R_{8}[3]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{6}[3]=66.5 \mathrm{k} \Omega, 1 \%$
4th Control Circuit
$\frac{R_{6}[4]}{R_{8}[4]}=\frac{5 \mathrm{~V} \cdot 270 \mathrm{~W}}{(270 \mathrm{~W}-160 \mathrm{~W}) \cdot 1.25 \mathrm{~V}}-1=8.8181 \Rightarrow R_{8}[4]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{6}[4]=88.7 \mathrm{k} \Omega, 1 \%$
5th Control Circuit
$\frac{R_{6}[5]}{R_{8}[5]}=\frac{5 \mathrm{~V} \cdot 270 \mathrm{~W}}{(270 \mathrm{~W}-190 \mathrm{~W}) \cdot 1.25 \mathrm{~V}}-1=12.5 \Rightarrow R_{8}[5]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{6}[5]=124 \mathrm{k} \Omega, 1 \%$

Selecting the Differential Current-Sense Amplifier Resistors $R_{5}$ and $R_{7}$ for 384 V Input Voltage Using Equation 2, Table 2 and hysteresis resistors $\mathrm{R}_{6}[\mathrm{i}]$ and $\mathrm{R}_{8}[\mathrm{i}]$
$\frac{R_{5}[i]}{R_{7}[i]}=\left(\frac{V_{P C}}{P_{U T P}[i]-P_{L T P}[i]}\right) \cdot\left(\frac{R_{8}[i]}{R_{6}[i]}\right) \cdot\left(\frac{V_{I N}}{R_{\text {SENSE }}}\right)$

## 1st Control Circuit

$\frac{R_{5}[1]}{R_{7}[1]}=\left(\frac{5 \mathrm{~V}}{270 W-70 W}\right) \cdot\left(\frac{1}{4.4}\right) \cdot\left(\frac{384 \mathrm{~V}}{0.1 \Omega}\right)=21.8181 \Rightarrow R_{7}[1]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{5}[1]=221 \mathrm{k} \Omega, 1 \%$

2nd Control Circuit
$\frac{R_{5}[2]}{R_{7}[2]}=\left(\frac{5 \mathrm{~V}}{270 \mathrm{~W}-100 \mathrm{~W}}\right) \cdot\left(\frac{1}{5.3529}\right) \cdot\left(\frac{384 \mathrm{~V}}{0.1 \Omega}\right)=21.0991 \Rightarrow R_{7}[2]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{5}[2]=210 \mathrm{k} \Omega, 1 \%$

## 3rd Control Circuit

$\frac{R_{5}[3]}{R_{7}[3]}=\left(\frac{5 \mathrm{~V}}{270 \mathrm{~W}-130 \mathrm{~W}}\right) \cdot\left(\frac{1}{6.7142}\right) \cdot\left(\frac{384 \mathrm{~V}}{0.1 \Omega}\right)=20.4258 \Rightarrow R_{7}[3]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{5}[3]=205 \mathrm{k} \Omega, 1 \%$
4th Control Circuit
$\frac{R_{5}[4]}{R_{7}[4]}=\left(\frac{5 \mathrm{~V}}{270 \mathrm{~W}-160 \mathrm{~W}}\right) \cdot\left(\frac{1}{8.8181}\right) \cdot\left(\frac{384 \mathrm{~V}}{0.1 \Omega}\right)=19.7940 \Rightarrow R_{7}[4]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{5}[4]=196 \mathrm{k} \Omega, 1 \%$

## 5th Control Circuit

$\frac{R_{5}[5]}{R_{7}[5]}=\left(\frac{5 \mathrm{~V}}{270 W-190 W}\right) \cdot\left(\frac{1}{12.5}\right) \cdot\left(\frac{384 \mathrm{~V}}{0.1 \Omega}\right)=19.2 \Rightarrow R_{7}[5]=10 \mathrm{k} \Omega, 1 \% \Rightarrow R_{5}[5]=191 \mathrm{k} \Omega, 1 \%$

## Selecting the Resistors and Capacitors for PC Logic Circuit for 384V Input Voltage

Using Equation 4 and 5b, R4 and R9 are selected:
$R_{9} \geq \frac{R_{4}}{\left(\frac{V_{\text {IN_MIN_ON }}}{V_{\text {GS_MAX_TH }}}-1\right)} \Rightarrow \frac{R_{9}}{R_{4}} \geq \frac{1}{\frac{290}{2.5}-1}=\frac{8.6956}{1000}$
$\Rightarrow R_{4}=1 M \Omega, 1 \%, 1 \mathrm{~W}, 2512$
$\Rightarrow R_{9} \geq 8.6956 \mathrm{k} \Omega$
Using Equation 5b,
$V_{T H}[i]=V_{I N}\left(\frac{R_{9}[i]}{R_{4}[i]+R_{9}[i]}\right) \Rightarrow 4 V=384 \mathrm{~V}\left(\frac{R_{9}}{1 M \Omega+R_{9}}\right) \Rightarrow R_{9}=10.5 \mathrm{k} \Omega, 1 \%$

Selecting the Resistors RX[i] and Capacitors C10[i] using Equation 5a and 5c for Needed Time Constant for Staggered BCM Turn-Off as Specified in Table 3
$\tau_{C}[i]=R_{X}[i] C_{10}[i]$

## 1st Control Circuit

$\tau_{C}[1]=R_{X}[1] C_{10}[1]=333 \Rightarrow R_{X}[1]=1.6 M \Omega \Rightarrow C_{10}[1]=208.125 \mu \mathrm{~F}$

## 2nd Control Circuit

$\tau_{C}[2]=R_{X}[2] C_{10}[2]=97 \Rightarrow R_{X}[2]=1.6 M \Omega \Rightarrow C_{10}[2]=60.625 \mu \mathrm{~F}$

## 3rd Control Circuit

$\tau_{C}[3]=R_{X}[3] C_{10}[3]=28 \Rightarrow R_{X}[3]=1.6 M \Omega \Rightarrow C_{10}[3]=17.5 \mu F$

## 4th Control Circuit

$\tau_{C}[4]=R_{X}[4] C_{10}[4]=8 \Rightarrow R_{X}[4]=1.6 M \Omega \Rightarrow C_{10}[4]=5 \mu F$

## 5th Control Circuit

$\tau_{C}[5]=R_{X}[5] C_{10}[5]=2 \Rightarrow R_{X}[5]=1.6 M \Omega \Rightarrow C_{10}[5]=1.25 \mu F$

For all control circuit
$R_{Y}[i]=(6.25$ to 10$) \cdot R_{X}[i] \Rightarrow R_{Y}[1]=R_{Y}[2]=R_{Y}[3]=R_{Y}[4]=R_{Y}[5]=10 M \Omega$

## Eco Array Demonstration System

The designed Eco Array demonstration system, for proof of concept, has an interesting feature that allows the system to shut down the unused bus converters at no load and light load and bring them up as load demands. This would benefit the light-load efficiency of parallel bus converters. This system has ability to manage up to a total of six bus converters. With the system's ability to monitor the input current of each bus converter, it is possible to control each bus converter to meet the needs of the load. In light-load condition, it is possible for the eco array system to turn-off five out of six bus converters which will improve the efficiency at light-load operating conditions.


## Limitation of Warranties

Information in this document is believed to be accurate and reliable. HOWEVER, THIS INFORMATION IS PROVIDED "AS IS" AND WITHOUT ANY WARRANTIES, EXPRESSED OR IMPLIED, AS TO THE ACCURACY OR COMPLETENESS OF SUCH INFORMATION. VICOR SHALL HAVE NO LIABILITY FOR THE CONSEQUENCES OF USE OF SUCH INFORMATION. IN NO EVENT SHALL VICOR BE LIABLE FOR ANY INDIRECT, INCIDENTAL, PUNITIVE, SPECIAL OR CONSEQUENTIAL DAMAGES (INCLUDING, WITHOUT LIMITATION, LOST PROFITS OR SAVINGS, BUSINESS INTERRUPTION, COSTS RELATED TO THE REMOVAL OR REPLACEMENT OF ANY PRODUCTS OR REWORK CHARGES).

Vicor reserves the right to make changes to information published in this document, at any time and without notice. You should verify that this document and information is current. This document supersedes and replaces all prior versions of this publication.

All guidance and content herein are for illustrative purposes only. Vicor makes no representation or warranty that the products and/or services described herein will be suitable for the specified use without further testing or modification. You are responsible for the design and operation of your applications and products using Vicor products, and Vicor accepts no liability for any assistance with applications or customer product design. It is your sole responsibility to determine whether the Vicor product is suitable and fit for your applications and products, and to implement adequate design, testing and operating safeguards for your planned application(s) and use(s).

VICOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN LIFE SUPPORT, LIFE-CRITICAL OR SAFETY-CRITICAL SYSTEMS OR EQUIPMENT. VICOR PRODUCTS ARE NOT CERTIFIED TO MEET ISO 13485 FOR USE IN MEDICAL EQUIPMENT NOR ISO/TS16949 FOR USE IN AUTOMOTIVE APPLICATIONS OR OTHER SIMILAR MEDICAL AND AUTOMOTIVE STANDARDS. VICOR DISCLAIMS ANY AND ALL LIABILITY FOR INCLUSION AND/OR USE OF VICOR PRODUCTS IN SUCH EQUIPMENT OR APPLICATIONS AND THEREFORE SUCH INCLUSION AND/OR USE IS AT YOUR OWN RISK.

## Terms of Sale

The purchase and sale of Vicor products is subject to the Vicor Corporation Terms and Conditions of Sale which are available at: (http://www.vicorpower.com/termsconditionswarranty)

## Export Control

This document as well as the item(s) described herein may be subject to export control regulations. Export may require a prior authorization from U.S. export authorities.

Contact Us: http://www.vicorpower.com/contact-us

> Vicor Corporation
> 25 Frontage Road
> Andover, MA, USA 01810
> Tel: 800-735-6200
> Fax: 978-475-6715
> www.vicorpower.com
> email
> Customer Service: custserv@vicorpower.com
> Technical Support: apps@vicorpower.com

