#### Not Recommended for New Designs



## VTM<sup>™</sup> Current Multiplier

• 48 Vdc to 4 Vdc 50 A current multiplier

Contains built-in protection features:

High efficiency (>94%) reduces system power

- Operating from standard 48 V or 24 V PRM<sup>™</sup> regulators

• "Full Chip" V•I Chip package enables surface mount,

low impedance interconnect to system board

**FEATURES** 

consumption

- Overcurrent

- Short Circuit

- Overtemperature

High density (170 A/in<sup>3</sup>)

- Overvoltage Lockout

## **ЎТМ48Е x 040 у 050A00**

#### DESCRIPTION

The V•I Chip<sup>™</sup> current multiplier is a high efficiency (>94%) Sine Amplitude Converter<sup>™</sup> (SAC<sup>™</sup>) operating from a 26 to 55 Vdc primary bus to deliver an isolated output. The Sine Amplitude Converter offers a low AC impedance beyond the bandwidth of most downstream regulators; therefore capacitance normally at the load can be located at the input to the Sine Amplitude Converter. Since the K factor of the VTM48EF040T050A00 is 1/12, the capacitance value can be reduced by a factor of 144, resulting in savings of board area, materials and total system cost.

The VTM48EF040T050A00 is provided in a V•I Chip package compatible with standard pick-and-place and surface mount assembly processes. The co-molded V•I Chip package provides enhanced thermal management due to a large thermal interface area and superior thermal conductivity. The high conversion efficiency of the VTM48EF040T050A00 increases overall system efficiency and lowers operating costs compared to conventional approaches.


The VTM48EF040T050A00 enables the utilization of Factorized Power Architecture<sup>™</sup> which provides efficiency and size benefits by lowering conversion and distribution losses and promoting high density point of load conversion.

$V_{IN}$ = 26 to 55 V	I <sub>OUT</sub> = 50 A(NOM)
$V_{OUT} = 2.2$ to 4.6 V(NO LOAD)	K = 1/12

#### PART NUMBERING

PA	RT	NU	ME	BER	PACKAGE STYLE	PRODUCT GRADE
		040		050400	$\mathbf{F} = J$ -Lead	<b>T</b> = -40 to 125°C
VTM48E	X	040	У	050A00	<b>T</b> = Through hole	<b>M</b> = -55 to 125°C

For Storage and Operating Temperatures see Section 6.0 General Characteristics





#### TYPICAL APPLICATION

## internal temperature monitoringZVS / ZCS resonant Sine Amplitude Converter topology

Provides enable / disable control,

• Less than 50°C temperature rise at full load in typical applications

#### **TYPICAL APPLICATIONS**

- High End Computing Systems
- Automated Test Equipment
- High Density Power Supplies
- Communications Systems

### Not Recommended for New Designs VTM48E x 040 y 050A00

#### **1.0 ABSOLUTE MAXIMUM VOLTAGE RATINGS**

The absolute maximum ratings below	are stress	s ratings	only. Ope	eration at or beyond these maximum ratings	can cau	ise perm	anent
damage to the device.	MIN	<u>MAX</u>	<u>UNIT</u>		MIN	<u>MAX</u>	<u>UNIT</u>
+ IN to - IN	-1.0	60	$V_{DC}$	+ IN / - IN to + OUT / - OUT (hipot)		2250	V <sub>DC</sub>
PC to - IN	-0.3	20	$V_{DC}$	+ IN / - IN to + OUT / - OUT (working)		60	
TM to -IN	-0.3	7	V <sub>DC</sub>	+ IN / - IN to + OOT / - OOT (working)		00	V <sub>DC</sub>
VC to - IN	-0.3	20	$V_{DC}$	+ OUT to - OUT	-1.0	10	$V_{DC}$

#### **2.0 ELECTRICAL CHARACTERISTICS**

Specifications apply over all line and load conditions unless otherwise noted; Boldface specifications apply over the temperature range of  $-40^{\circ}C < T_J < 125^{\circ}C$  (T-Grade); All other specifications are at  $T_J = 25^{\circ}C$  unless otherwise noted.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	МАХ	UNIT
	) (	No external VC applied	26		55	
Input voltage range	V <sub>IN</sub>	VC applied	0		55	V <sub>DC</sub>
V <sub>IN</sub> slew rate	dV <sub>IN</sub> /dt				1	V/µs
V <sub>IN</sub> UV turn off	V <sub>IN_UV</sub>	Module latched shutdown, No external VC applied, I <sub>OUT</sub> = 50A		24	26	V
		V <sub>IN</sub> = 48 V	1.5		10	
No. Logal accuración dissignation	D	V <sub>IN</sub> = 26 V to 55 V			12	14/
No Load power dissipation	P <sub>NL</sub>	V <sub>IN</sub> = 48 V, T <sub>C</sub> = 25°C		4.9	6.3	W
		$V_{IN}$ = 26 V to 55 V, $T_C$ = 25°C			8	
Inrush current peak	I <sub>INRP</sub>	VC enable, V <sub>IN</sub> = 48 V, C <sub>OUT</sub> = 9100 $\mu$ F, R <sub>LOAD</sub> = 78 m $\Omega$		10	20	А
DC input current	I <sub>IN_DC</sub>				4.5	A
Transfer ratio	K	$K = V_{OUT}/V_{IN}$ , $I_{OUT} = 0$ A		1/12		V/V
Output voltage	V <sub>OUT</sub>	$V_{OUT} = V_{IN} \cdot K - I_{OUT} \cdot R_{OUT}$ , Section 11				V
Output current (average)	I <sub>OUT_AVG</sub>				50	A
Output current (peak)	I <sub>OUT_PK</sub>	$T_{PEAK} < 10 \text{ ms}, I_{OUT\_AVG} \le 50 \text{ A}$			75	A
Output power (average)	P <sub>OUT_AVG</sub>	$I_{OUT\_AVG} \le 50 \text{ A}$			230	W
		V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 50 A	93.5	94.5		
Efficiency (ambient)	ηамв	$V_{IN}$ = 26 V to 55 V, $I_{OUT}$ = 50 A	90.5			%
		V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 25 A	92.5	93.6		
Efficiency (hot)	$\eta_{\text{HOT}}$	V <sub>IN</sub> = 48 V, T <sub>C</sub> = 100°C, I <sub>OUT</sub> = 50 A	93.4	94.4		%
Efficiency (over load range)	η <sub>20%</sub>	10 A < I <sub>OUT</sub> < 50 A	80.0			%
Output resistance (cold)	R <sub>OUT_COLD</sub>	T <sub>C</sub> = -40°C, I <sub>OUT</sub> = 50 A	1.5	1.8	2.2	mΩ
Output resistance (ambient)	R <sub>OUT_AMB</sub>	T <sub>C</sub> = 25°C, I <sub>OUT</sub> = 50 A	1.8	2.2	2.7	mΩ
Output resistance (hot)	R <sub>OUT_HOT</sub>	T <sub>C</sub> = 100°C, I <sub>OUT</sub> = 50 A	2.3	2.6	3.1	mΩ
Switching frequency	F <sub>SW</sub>		1.36	1.43	1.50	MHz
Output ripple frequency	F <sub>SW_RP</sub>		2.72	2.86	3.00	MHz
Output voltage ripple	V <sub>OUT_PP</sub>	$C_{OUT}$ = 0 F, $I_{OUT}$ = 50 A, $V_{\rm IN}$ = 48 V, 20 MHz BW, Section 12		216	350	mV
Output inductance (parasitic)	L <sub>OUT_PAR</sub>	Frequency up to 30 MHz, Simulated J-lead model		600		рН
Output capacitance (internal)	C <sub>OUT_INT</sub>	Effective Value at 4 V <sub>OUT</sub>		200		μF
Output capacitance (external)	C <sub>OUT_EXT</sub>	VTM Standalone Operation. V <sub>IN</sub> pre-applied, VC enable			9100	μF
PROTECTION						
Overvoltage lockout	V <sub>IN_OVLO+</sub>	Module latched shutdown	55.1	58.5	60	V
Overvoltage lockout response time constant	T <sub>OVLO</sub>	Effective internal RC filter		8		μs
Output overcurrent trip	I <sub>OCP</sub>		53	78	100	А
Short circuit protection trip current	I <sub>SCP</sub>		100			A
Output overcurrent response time constant	T <sub>OCP</sub>	Effective internal RC filter (Integrative).		6.2		ms
Short circuit protection response time	T <sub>SCP</sub>	From detection to cessation of switching (Instantaneous)		1		μs
Thermal shutdown setpoint	T <sub>J OTP</sub>		125	130	135	°C
	1 .1 015					



#### **3.0 SIGNAL CHARACTERISTICS**

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of  $-40^{\circ}C < T_J < 125^{\circ}C$  (**T-Grade**); All other specifications are at  $T_J = 25^{\circ}C$  unless otherwise noted.


		for a succesful start.						
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
		External VC voltage	V <sub>VC_EXT</sub>	Required for start up, and operation below 26 V. See Section 7.	11.5		16.5	V
				$VC = 11.5 V, V_{IN} = 0 V$		115	150	
				$VC = 11.5 V, V_{IN} > 26 V$		0		-
		VC current draw	I <sub>VC</sub>	$VC = 16.5 V, V_{IN} > 26 V$		0		mA
	Steady			Fault mode. VC $> 11.5$ V		60		
		VC internal diode rating	D <sub>VC_INT</sub>			100		V
ANALOG		VC internal resistor	R <sub>VC-INT</sub>			1		kΩ
INPUT		VC internal resistor					000	nnm /
		temperature coefficient	T <sub>VC_COEFF</sub>				900	ppm/°
		VC start up pulse	V <sub>VC_SP</sub>	Tpeak <18 ms			20	V
	Start Up	VC slew rate	dVC/dt	Required for proper start up;	0.02		0.25	V/µs
		VC inrush current	I <sub>INR_VC</sub>	VC = 16.5 V, dVC/dt = 0.25 V/µs			1	A
				V <sub>IN</sub> pre-applied, PC floating,			500	μs
		VC to $V_{OUT}$ turn-on delay	T <sub>ON</sub>	VC enable, $C_{PC} = 0 \ \mu F$				<u>'</u>
	Transitional	VC to PC delay	T <sub>vc_pc</sub>	VC enable, $C_{PC} = 0 \ \mu F$ VC = 11.5 V to PC high, $V_{IN} = 0 \ V$ , dVC/dt = 0.25 V/ $\mu$ s		75	125	μs
When held belo • PC pin outputs 5	oles and disables th w 2 V, the VTM wil 5 V during normal o	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2	Tvc_pc C <sub>VC_INT</sub> IMARY CON	VC enable, $C_{PC} = 0 \ \mu F$ VC = 11.5 V to PC high, $V_{IN} = 0 \ V$ , $dVC/dt = 0.25 \ V/\mu s$ VC = 0 V <b>ITROL : PC</b> • Module will shutdown when pulled lo less than 400 $\Omega$ . • In an array of VTMs, connect PC pin to	o synchronize	3.2 npedan	ce ıp.	
<ul> <li>When held belo</li> <li>PC pin outputs siduring fault mode</li> <li>After successful</li> </ul>	oles and disables th w 2 V, the VTM wil 5 V during normal of de given V <sub>IN</sub> > 26 V start up and under	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2	Tvc_pc Cvc_INT IMARY CON	VC enable, $C_{PC} = 0 \ \mu F$ VC = 11.5 V to PC high, $V_{IN} = 0 \ V$ , $dVC/dt = 0.25 \ V/\mu s$ VC = 0 V <b>TROL : PC</b> • Module will shutdown when pulled lo less than 400 $\Omega$ .	o synchronize	3.2 npedan	ce ıp.	μs
<ul> <li>When held belo</li> <li>PC pin outputs siduring fault more</li> <li>After successful a 5 V regulated</li> </ul>	oles and disables th w 2 V, the VTM wil 5 V during normal of de given V <sub>IN</sub> > 26 V start up and under	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be	Tvc_pc Cvc_INT IMARY CON	VC enable, $C_{PC} = 0 \ \mu F$ VC = 11.5 V to PC high, $V_{IN} = 0 \ V$ , $dVC/dt = 0.25 \ V/\mu s$ VC = 0 V <b>ITROL : PC</b> • Module will shutdown when pulled lo less than 400 $\Omega$ . • In an array of VTMs, connect PC pin to • PC pin cannot sink current and will not	o synchronize	3.2 npedan	ce ıp.	μs μF
<ul> <li>When held belo</li> <li>PC pin outputs siduring fault more</li> <li>After successful a 5 V regulated</li> </ul>	ples and disables th w 2 V, the VTM wil 5 V during normal d de given $V_{IN} > 26 V$ start up and under voltage source with	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be n a 2 mA maximum current.	Tvc_pc Cvc_INT IMARY CON	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to during fault mode.</li> </ul>	o synchronize t disable oth	3.2 npedan e start u er mod	ce ıp. lules	μs μF
<ul> <li>When held belo</li> <li>PC pin outputs 5 during fault more</li> <li>After successful a 5 V regulated</li> </ul> SIGNAL TYPE	ples and disables th w 2 V, the VTM wil 5 V during normal d de given $V_{IN} > 26 V$ start up and under voltage source with	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be a 2 mA maximum current. ATTRIBUTE	Tvc_pc Cvc_INT IMARY CON .5 V used as SYMBOL V <sub>PC</sub>	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to during fault mode.</li> </ul>	o synchronize It disable oth	3.2 npedan e start u er mod <b>TYP</b>	ce ıp. ules MAX	μs μF
When held belo PC pin outputs 5 during fault more After successful a 5 V regulated SIGNAL TYPE ANALOG	ples and disables th w 2 V, the VTM wil 5 V during normal of de given $V_{IN} > 26$ V start up and under voltage source with <b>STATE</b>	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be a 2 mA maximum current. ATTRIBUTE PC voltage	Tvc_pc           Cvc_INT           IMARY CON           .5 V           used as           SYMBOL           V <sub>PC</sub> IPc_OP	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to during fault mode.</li> </ul>	o synchronize It disable oth	3.2 npedan e start u er mod <b>TYP</b>	ce Ip. Iules MAX 5.3	μs μF <b>UNIT</b>
When held belo PC pin outputs 5 during fault more After successful a 5 V regulated SIGNAL TYPE ANALOG	ples and disables th w 2 V, the VTM wil 5 V during normal of de given $V_{IN} > 26$ V start up and under voltage source with <b>STATE</b>	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 f or VC > 11.5 V. no fault condition, PC can be a 2 mA maximum current. ATTRIBUTE PC voltage PC source current	Tvc_pc           Cvc_INT           IMARY CON           .5 V           used as           SYMBOL           V <sub>PC</sub> IPC_OP           R <sub>PC_INT</sub>	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to during fault mode.</li> </ul>	o synchronize t disable oth MIN 4.7	3.2 npedan e start u er mod <b>TYP</b> 5.0	ce up. ules <b>MAX</b> 5.3 2	μs μF <b>UNIT</b> V mA
<ul> <li>PC pin outputs s during fault mode</li> <li>After successful</li> </ul>	ples and disables th w 2 V, the VTM wil 5 V during normal of de given $V_{IN} > 26$ V start up and under voltage source with <b>STATE</b>	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 f or VC > 11.5 V. no fault condition, PC can be a 2 mA maximum current. ATTRIBUTE PC voltage PC source current PC resistance (internal)	Tvc_pc           Cvc_INT           IMARY CON           .5 V           used as           SYMBOL           V <sub>PC</sub> IPc_OP	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to during fault mode.</li> </ul>	o synchroniz ti disable oth MIN 4.7 50	3.2 npedant e start u er mod <b>TYP</b> 5.0 150	ce ules MAX 5.3 2 400	μs μF <b>UNIT</b> V mA kΩ
When held belo PC pin outputs 5 during fault more After successful a 5 V regulated SIGNAL TYPE ANALOG	oles and disables th w 2 V, the VTM wil 5 V during normal of de given V <sub>IN</sub> > 26 V start up and under voltage source with <b>STATE</b> Steady	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be n a 2 mA maximum current. ATTRIBUTE PC voltage PC source current PC resistance (internal) PC source current	Tvc_pc           Cvc_INT           IMARY CON           .5 V           used as           SYMBOL           VPC           IPC_OP           RPC_INT           IPC_EN           CPC_INT	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to PC pin cannot sink current and will no during fault mode.</li> <li><b>CONDITIONS / NOTES</b></li> <li>Internal pull down resistor</li> </ul>	o synchroniz ti disable oth MIN 4.7 50	3.2 npedant e start u er mod <b>TYP</b> 5.0 150	CCE ULLES MAX 5.3 2 400 300	μs μF UNIT V mA kΩ μA
When held belo PC pin outputs 5 during fault more After successful a 5 V regulated SIGNAL TYPE ANALOG	oles and disables th w 2 V, the VTM wil 5 V during normal of de given V <sub>IN</sub> > 26 V start up and under voltage source with <b>STATE</b> Steady	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be n a 2 mA maximum current. ATTRIBUTE PC voltage PC source current PC resistance (internal) PC capacitance (internal) PC resistance (external) PC resistance (external) PC voltage	Tvc_pc           Cvc_INT           IMARY CON           .5 V           used as           SYMBOL           VPC           IPC_OP           RPC_INT           IPC_EN           CPC_INT           RPC_S	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to PC pin cannot sink current and will no during fault mode.</li> <li><b>CONDITIONS / NOTES</b></li> <li>Internal pull down resistor</li> </ul>	o synchroniza it disable oth MIN 4.7 50 50	3.2 npedant e start u er mod <b>TYP</b> 5.0 150	CCE ULLES MAX 5.3 2 400 300	μs μF <b>UNIT</b> V mA kΩ μA pF
When held belo PC pin outputs 5 during fault more After successful a 5 V regulated SIGNAL TYPE ANALOG	oles and disables th w 2 V, the VTM wil 5 V during normal of de given V <sub>IN</sub> > 26 V start up and under voltage source with <b>STATE</b> Steady Start Up Enable	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be n a 2 mA maximum current. ATTRIBUTE PC voltage PC source current PC resistance (internal) PC source current PC capacitance (internal) PC resistance (internal) PC resistance (internal) PC resistance (external)	Tvc_pc           Cvc_INT           IMARY CON           .5 V           used as           SYMBOL           VPC           IPC_OP           RPC_INT           IPC_EN           CPC_INT           RPC_S           VPC_EN	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to PC pin cannot sink current and will no during fault mode.</li> <li><b>CONDITIONS / NOTES</b></li> <li>Internal pull down resistor</li> </ul>	o synchronize it disable oth MIN 4.7 50 50 50 60	3.2 npedano e start u er mod <b>TYP</b> 5.0 150 100	CCE ULLES MAX 5.3 2 400 300 1000	μs μF <b>UNIT</b> V mA kΩ μA pF kΩ
When held belo PC pin outputs s during fault more After successful a 5 V regulated SIGNAL TYPE ANALOG OUTPUT DIGITAL	oles and disables th w 2 V, the VTM wil 5 V during normal of de given V <sub>IN</sub> > 26 V start up and under voltage source with <b>STATE</b> Steady Start Up	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be n a 2 mA maximum current. ATTRIBUTE PC voltage PC source current PC resistance (internal) PC source current PC capacitance (internal) PC resistance (external) PC voltage PC voltage (disable) PC pull down current	Tvc_pc           Cvc_INT           IMARY CON           .5 V           used as           SYMBOL           VPC           IPC_OP           RPC_INT           IPC_EN           CPC_INT           RPC_S	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to PC pin cannot sink current and will no during fault mode.</li> <li><b>CONDITIONS / NOTES</b></li> <li>Internal pull down resistor</li> </ul>	o synchronize it disable oth MIN 4.7 50 50 50 60	3.2 npedano e start u er mod <b>TYP</b> 5.0 150 100	Ce Ip. ules MAX 5.3 2 400 300 1000 3 3	μs μF <b>UNIT</b> V mA kΩ μA pF kΩ V
When held belo PC pin outputs s during fault mov After successful a 5 V regulated SIGNAL TYPE ANALOG OUTPUT	oles and disables th w 2 V, the VTM wil 5 V during normal of de given V <sub>IN</sub> > 26 V start up and under voltage source with <b>STATE</b> Steady Start Up Enable	VC to PC delay Internal VC capacitance PR e VTM. I be disabled. operation. PC pin is equal to 2 ' or VC > 11.5 V. no fault condition, PC can be n a 2 mA maximum current. ATTRIBUTE PC voltage PC source current PC resistance (internal) PC source current PC capacitance (internal) PC resistance (external) PC resistance (external) PC voltage PC voltage PC voltage PC voltage PC voltage	Tvc_pc           Cvc_INT           IMARY CON           .5 V           used as           SYMBOL           VPC           IPC_OP           RPC_INT           IPC_EN           CPC_INT           RPC_S           VPC_EN           VPC_IS	<ul> <li>VC enable, C<sub>PC</sub> = 0 μF</li> <li>VC = 11.5 V to PC high, V<sub>IN</sub> = 0 V, dVC/dt = 0.25 V/μs</li> <li>VC = 0 V</li> <li><b>ITROL : PC</b></li> <li>Module will shutdown when pulled lo less than 400 Ω.</li> <li>In an array of VTMs, connect PC pin to PC pin cannot sink current and will no during fault mode.</li> <li><b>CONDITIONS / NOTES</b></li> <li>Internal pull down resistor</li> </ul>	o synchroniz t disable oth MIN 4.7 50 50 50 60 2	3.2 npedano e start u er mod <b>TYP</b> 5.0 150 100	Ce Ip. ules MAX 5.3 2 400 300 1000 3 3	μs μF <b>UNIT</b> V mA kΩ μA pF kΩ V V



## Not Recommended for New Designs VTM48E x 040 y 050A00

		TEMPI	ERATURE M	IONITOR : TM				
within an accura	cy of ±5°C.	emperature of the VTM control ag to verify that the VTM is op		<ul> <li>The TM pin has a room temperature so and approximate gain of 10 mV/°C.</li> <li>Output drives Temperature Shutdown</li> </ul>				
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT
		TM voltage	V <sub>TM_AMB</sub>	T <sub>J</sub> controller = 27°C	2.95	3.00	3.05	V
		TM source current	I <sub>TM</sub>				100	μΑ
ANALOG OUTPUT	Steady	TM gain	A <sub>TM</sub>			10		mV/°C
		TM voltage ripple	V <sub>TM_PP</sub>	$C_{TM} = 0$ F, $V_{IN} = 48$ V, $I_{OUT} = 50$ A		120	200	mV
	Disable	TM voltage	V <sub>TM_DIS</sub>			0		V
DIGITAL OUTPUT		TM resistance (internal)	R <sub>TM_INT</sub>	Internal pull down resistor	25	40	50	kΩ
(FAULT FLAG)	Transitional	TM capacitance (external)	C <sub>TM_EXT</sub>				50	pF
		TM fault response time	T <sub>FR TM</sub>	From fault to $TM = 1.5 V$		10		μs

#### **4.0 TIMING DIAGRAM**





#### **5.0 APPLICATION CHARACTERISTICS**

The following values, typical of an application environment, are collected at T<sub>C</sub> = 25°C unless otherwise noted. See associated figures for general trend data.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	ТҮР	UNIT
No load power dissipation	P <sub>NL</sub>	V <sub>IN</sub> = 48 V, PC enabled	4.9	W
Efficiency (ambient)	η <sub>AMB</sub>	V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 50 A	94.6	%
Efficiency (hot)	ηнот	V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 50 A, T <sub>C</sub> = 100°C	94.3	%
Output resistance (cold)	R <sub>OUT_COLD</sub>	V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 50 A, T <sub>C</sub> = -40°C	1.9	mΩ
Output resistance (ambient)	R <sub>OUT_AMB</sub>	V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 50 A	2.4	mΩ
Output resistance (hot)	R <sub>OUT_HOT</sub>	V <sub>IN</sub> = 48 V, I <sub>OUT</sub> = 50 A, T <sub>C</sub> = 100°C	2.8	mΩ
Output voltage ripple	V <sub>OUT_PP</sub>	$C_{OUT} = 0$ F, $I_{OUT} = 50$ A, $V_{IN} = 48$ V, 20 MHz BW, Section 12	246	mV
V <sub>OUT</sub> transient (positive)	V <sub>OUT_TRAN+</sub>	$I_{OUT\_STEP} = 0$ A to 50A, $V_{IN} = 48$ V, $I_{SLEW} = 4$ A/us	0	mV
V <sub>OUT</sub> transient (negative)	V <sub>OUT_TRAN</sub> -	$I_{OUT\_STEP} = 50 \text{ A to } 0 \text{ A}, \text{ V}_{IN} = 48 \text{ V}$ $I_{SLEW} = 18 \text{ A/us}$	40	mV




Figure 1 – No load power dissipation vs.  $V_{IN}$ 




Figure 3 – Efficiency and power dissipation at -40°C




Figure 2 – Full load efficiency vs. temperature




Figure 4 – Efficiency and power dissipation at 25°C








Figure 5 – Efficiency and power dissipation at 100°C



**Figure 7** –  $V_{RIPPLE}$  vs.  $I_{OUT}$ ; No external  $C_{OUT}$ . Board mounted module, scope setting : 20 MHz analog BW



**Figure 9** – Full load ripple, 100  $\mu$ F C<sub>IN</sub>: No external C<sub>OUT</sub>. Board mounted module, scope setting : 20 MHz analog BW




Figure 6 – R<sub>OUT</sub> vs. temperature






Figure 8 – Safe operating area




**Figure 10** –Start up from application of  $V_{IN}$ ; VC pre-applied  $C_{OUT} = 9100 \ \mu F$ 





**Figure 11** – Start up from application of VC;  $V_{IN}$  pre-applied  $C_{OUT} = 9100 \ \mu F$ 



**Figure 13** – 50 A – 0 A transient response:  $C_{IN} = 100 \ \mu$ F, no external  $C_{OUT}$ 




Figure 12 – 0 A– 50 A transient response:  $C_{IN} = 100 \ \mu F$ , no external  $C_{OUT}$ 



#### **6.0 GENERAL CHARACTERISTICS**

Specifications apply over all line and load conditions unless otherwise noted; **Boldface** specifications apply over the temperature range of  $-40^{\circ}C < T_J < 125^{\circ}C$  (T-Grade); All Other specifications are at  $T_J = 25^{\circ}C$  unless otherwise noted.

ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	ТҮР	MAX	UNIT
MECHANICAL						
Length	L		32.25 / [1.270]	32.5 / [1.280]	32.75 / [1.289]	mm/[in]
Width	W		21.75 / [0.856]	22.0 / [0.866]		mm/[in]
Height	H		6.48 / [0.255]	6.73 / [0.265]	6.98 / [0.275]	mm/[in]
Volume	Vol	No heat sink	0.467[0.255]	4.81 / [0.294]	0.987[0.275]	cm <sup>3</sup> /[in <sup>3</sup> ]
Weight	W	NO REAL SIRK		4.817[0.294]		g/[oz]
weight	VV	Nickel	0.51	15.07[0.53]	2.03	g/[02]
La difference						
Lead finish		Palladium	0.02		0.15	μm
		Gold	0.003		0.051	
THERMAL						
		VTM48EF040T050A00 (T-Grade)	-40		125	°C
		VTM48EF040M050A00 (M-Grade)	-55		125	°C
Operating temperature	Τj	VTM48ET040T050A00 (T-Grade)	-40		125	°C
		VTM48ET040M050A00 (M-Grade)	-55		125	°C
		Isothermal heat sink and	55		125	
Thermal resistance	$\phi_{JC}$	isothermal internal PCB		1		°C/W
Thermal capacity				5		Ws/°C
ASSEMBLY						
Peak compressive force					6	lbs
applied to case (Z-axis)		Supported by J-lead only			5.41	lbs/in <sup>2</sup>
			40			
		VTM48EF040T050A00 (T-Grade)	-40		125	°C
Storage temperature	T <sub>ST</sub>	VTM48EF040M050A00 (M-Grade)	-65		125	°C
	5.	VTM48ET040T050A00 (T-Grade)	-40		125	°C
		VTM48ET040M050A00 ( M-Grade)	-65		125	°C
Moisture sensitivity level	MSL	MSL 6, TOB = 4 hrs				
		MSL 5				
	ESD <sub>HBM</sub>	Human Body Model, "JEDEC JESD 22-A114-F"	1000			
ESD withstand	ESD <sub>CDM</sub>	Charge Device Model, "JEDEC JESD 22-C101-D"	400			V <sub>DC</sub>
SOLDERING						
		MSL 6, TOB = 4 hrs			245	°C
Peak temperature during reflow		MSL 5			225	°C
Peak time above 245°C				60	90	s
Peak heating rate during reflow				1.5	3	°C/s
Peak cooling rate post reflow				1.5	6	°C/s
				1.5	U	0.5
SAFETY						
Working voltage (IN – OUT)	V <sub>IN_OUT</sub>				60	Vdc
Isolation voltage (hipot)	V <sub>HIPOT</sub>		2250			Vdc
Isolation capacitance	C <sub>IN_OUT</sub>	Unpowered unit	2500	3200	3800	pF
Isolation resistance	R <sub>IN_OUT</sub>		10			MΩ
MTBF		MIL-HDBK-217 Plus Parts Count; 25°C Ground Benign, Stationary, Indoors / Computer Profile		1.81		MHrs
		Telcordia Issue 2 - Method I Case 1; Ground Benign, Controlled		6.44		MHrs
		cTUVus				
Agency approvals / standards		cURus				
5 - 9 - FF		CE Mark				
		RoHS 6 of 6				



#### 7.0 USING THE CONTROL SIGNALS VC, PC, TM, IM

**The VTM Control (VC)** pin is an input pin which powers the internal VCC circuitry when within the specified voltage range of 11.5 V to 16.5 V. This voltage is required for VTM<sup>™</sup> current multiplier start up and must be applied as long as the input is below 26 V. In order to ensure a proper start, the slew rate of the applied voltage must be within the specified range.

Some additional notes on the using the VC pin:

- In most applications, the VTM module will be powered by an upstream PRM<sup>™</sup> regulator which provides a 10 ms VC pulse during start up. In these applications the VC pins of the PRM regulator and VTM current multiplier should be tied together.
- The VC voltage can be applied indefinitely allowing for continuous operation down to 0 V<sub>IN</sub>.
- The fault response of the VTM module is latching. A positive edge on VC is required in order to restart the unit. If VC is continuously applied the PC pin may be toggled to restart the VTM module.

**Primary Control (PC)** pin can be used to accomplish the following functions:

- Delayed start: Upon the application of VC, the PC pin will source a constant 100  $\mu$ A current to the internal RC network. Adding an external capacitor will allow further delay in reaching the 2.5 V threshold for module start.
- Auxiliary voltage source: Once enabled in regular operational conditions (no fault), each VTM PC provides a regulated 5 V, 2 mA voltage source.
- Output disable: PC pin can be actively pulled down in order to disable the module. Pull down impedance shall be lower than 400  $\Omega$ .
- Fault detection flag: The PC 5 V voltage source is internally turned off as soon as a fault is detected. It is important to notice that PC doesn't have current sink capability. Therefore, in an array, PC line will not be capable of disabling neighboring modules if a fault is detected.
- Fault reset: PC may be toggled to restart the unit if VC is continuously applied.

**Temperature Monitor (TM)** pin provides a voltage proportional to the absolute temperature of the converter control IC.

It can be used to accomplish the following functions:

- Monitor the control IC temperature: The temperature in Kelvin is equal to the voltage on the TM pin scaled by 100. (i.e.  $3.0 \text{ V} = 300 \text{ K} = 27^{\circ}\text{C}$ ). If a heat sink is applied, TM can be used to thermally protect the system.
- Fault detection flag: The TM voltage source is internally turned off as soon as a fault is detected. For system monitoring purposes (microcontroller interface) faults are detected on falling edges of TM signal.

#### **8.0 START UP BEHAVIOR**

Depending on the sequencing of the VC with respect to the input voltage, the behavior during start up will vary as follows:

- Normal operation (VC applied prior to VIN): In this case the controller is active prior to ramping the input. When the input voltage is applied, the VTM output voltage will track the input (See Figure 10). The inrush current is determined by the input voltage rate of rise and output capacitance. If the VC voltage is removed prior to the input reaching 26 V, the VTM may shut down.
- Stand-alone operation (VC applied after VIN): In this case the VTM output will begin to rise upon the application of the VC voltage (See Figure 11). The Adaptive Soft Start Circuit (See Section 11) may vary the ouput rate of rise in order to limit the inrush current to its maximum level. When starting into high capacitance, or a short, the output current will be limited for a maximum of 120  $\mu$ /sec. After this period, the Adaptive Soft Start Circuit will time out and the VTM module may shut down. No restart will be attempted until VC is re-applied or PC is toggled. The maximum output capacitance is limited to 9100  $\mu$ F in this mode of operation to ensure a successful start.

#### 9.0 THERMAL CONSIDERATIONS


V•I Chip<sup>™</sup> products are multi-chip modules whose temperature distribution varies greatly for each part number as well as with the input / output conditions, thermal management and environmental conditions. Maintaining the top of the VTM48EF040T050A00 case to less than 100°C will keep all junctions within the V•I Chip module below 125°C for most applications.

The percent of total heat dissipated through the top surface versus through the J-lead is entirely dependent on the particular mechanical and thermal environment. The heat dissipated through the top surface is typically 60%. The heat dissipated through the J-lead onto the PCB board surface is typically 40%. Use 100% top surface dissipation when designing for a conservative cooling solution.

It is not recommended to use a V•I Chip module for an extended period of time at full load without proper heat sinking.



#### 10.0 VTM48EF040T050A00 BLOCK DIAGRAM





V•I CHIP CORP. (A VICOR COMPANY) 25 FRONTAGE RD. ANDOVER, MA 01810 800-735-6200

#### **11.0 SINE AMPLITUDE CONVERTER™ POINT OF LOAD CONVERSION**

The Sine Amplitude Converter (SAC<sup>™</sup>) uses a high frequency resonant tank to move energy from input to output. (The resonant tank is formed by Cr and leakage inductance Lr in the power transformer windings as shown in the VTM<sup>™</sup> module Block Diagram. See Section 10). The resonant LC tank, operated at high frequency, is amplitude modulated as a function of input voltage and output current. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving power density.

The VTM48EF040T050A00 SAC can be simplified into the following model:




Figure 14 – V•I Chip<sup>™</sup> AC model

At no load:

$$V_{OUT} = V_{IN} \bullet K \tag{1}$$

K represents the "turns ratio" of the SAC. Rearranging Eq (1):

$$K = \frac{V_{OUT}}{V_{IN}}$$
(2)

In the presence of load,  $V_{OUT}$  is represented by:


$$V_{OUT} = V_{IN} \bullet K - I_{OUT} \bullet R_{OUT}$$
(3)

and I<sub>OUT</sub> is represented by:

$$I_{OUT} = \frac{I_{IN} - I_Q}{K}$$
(4)

 $R_{OUT}$  represents the impedance of the SAC, and is a function of the  $R_{DSON}$  of the input and output MOSFETs and the winding resistance of the power transformer. I<sub>Q</sub> represents the quiescent current of the SAC control and gate drive circuitry. The use of DC voltage transformation provides additional

interesting attributes. Assuming that  $R_{OUT}$  = 0  $\Omega$  and  $I_Q$  = 0 A, Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with  $V_{\rm IN}$  as shown in Figure 15.



**Figure 15** – K = 1/32 Sine Amplitude Converter with series input resistor

The relationship between  $V_{\mbox{\scriptsize IN}}$  and  $V_{\mbox{\scriptsize OUT}}$  becomes:

$$V_{OUT} = (V_{IN} - I_{IN} \bullet R) \bullet K$$
(5)

Substituting the simplified version of Eq. (4)  $(I_Q \text{ is assumed} = 0 \text{ A})$  into Eq. (5) yields:

$$V_{OUT} = V_{IN} \cdot K - I_{OUT} \cdot R \cdot K^2$$
(6)



This is similar in form to Eq. (3), where  $R_{OUT}$  is used to represent the characteristic impedance of the SAC<sup>TM</sup>. However, in this case a real R on the input side of the SAC is effectively scaled by  $K^2$  with respect to the output.

Assuming that  $R = 1 \Omega$ , the effective R as seen from the secondary side is 0.98 m $\Omega$ , with K = 1/32 as shown in Figure 15.

A similar exercise should be performed with the additon of a capacitor or shunt impedance at the input to the SAC. A switch in series with  $V_{\rm IN}$  is added to the circuit. This is depicted in Figure 16.




Figure 16 – Sine Amplitude Converter<sup>™</sup> with input capacitor

A change in  $V_{\rm IN}$  with the switch closed would result in a change in capacitor current according to the following equation:

$$I_{C}(t) = C \frac{dV_{IN}}{dt}$$
(7)

Assume that with the capacitor charged to  $V_{\rm IN},$  the switch is opened and the capacitor is discharged through the idealized SAC. In this case,

$$I_{C} = I_{OUT} \bullet K$$
(8)

Substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{OUT} = \frac{C}{K^2} \cdot \frac{dV_{OUT}}{dt}$$
(9)

The equation in terms of the output has yielded a K<sup>2</sup> scaling factor for C, specified in the denominator of the equation. A K factor less than unity, results in an effectively larger capacitance on the output when expressed in terms of the input. With a K=1/32 as shown in Figure 16, C=1  $\mu$ F would appear as C=1024  $\mu$ F when viewed from the output.

Low impedance is a key requirement for powering a highcurrent, low voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a SAC between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, the benefits are not useful if the series impedance of the SAC is too high. The impedance of the SAC must be low, i.e. well beyond the crossover frequency of the system.

A solution for keeping the impedance of the SAC low involves switching at a high frequency. This enables small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the VTM<sup>™</sup> module are:

- No load power dissipation ( $P_{NL}$ ): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (R<sub>OUT</sub>): refers to the power loss across the VTM modeled as pure resistive impedance.

$$P_{\text{DISSIPATED}} = P_{\text{NL}} + P_{\text{R}_{\text{OUT}}}$$
(10)

Therefore,

$$P_{OUT} = P_{IN} - P_{DISSIPATED} = P_{IN} - P_{NL} - P_{R_{OUT}}$$
(11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{P_{IN} - P_{NL} - P_{R_{OUT}}}{P_{IN}}$$
(12)

$$= \frac{V_{IN} \bullet I_{IN} - P_{NL} - (I_{OUT})^2 \bullet R_{OUT}}{V_{IN} \bullet I_{IN}}$$

$$= 1 - \left(\frac{P_{NL} + (I_{OUT})^2 \bullet R_{OUT}}{V_{IN} \bullet I_{IN}}\right)$$



#### **12.0 INPUT AND OUTPUT FILTER DESIGN**

A major advantage of a SAC<sup>™</sup> system versus a conventional PWM converter is that the former does not require large functional filters. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of input voltage and output current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the input and output stages of the module is sufficient for full functionality and is key to achieving high power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

1. Guarantee low source impedance.

To take full advantage of the VTM<sup>™</sup> module dynamic response, the impedance presented to its input terminals must be low from DC to approximately 5 MHz. Input capacitance may be added to improve transient performance or compensate for high source impedance.

2. Further reduce input and/or output voltage ripple without sacrificing dynamic response.

Given the wide bandwidth of the VTM module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the source will appear at the output of the VTM module multiplied by its K factor.

3. Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and cause failures.

The V•I Chip<sup>™</sup> module input/output voltage ranges must not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating input range. Even during this condition, the powertrain is exposed to the applied voltage and power MOSFETs must withstand it.

## 13.0 CAPACITIVE FILTERING CONSIDERATIONS FOR A SINE AMPLITUDE CONVERTER™

It is important to consider the impact of adding input and output capacitance to a Sine Amplitude Converter on the system as a whole. Both the capacitance value and the effective impedance of the capacitor must be considered.

A Sine Amplitude Converter has a DC  $R_{OUT}$  value which has already been discussed in section 11. The AC  $R_{OUT}$  of the SAC contains several terms:

- Resonant tank impedance
- Input lead inductance and internal capacitance
- Output lead inductance and internal capacitance

The values of these terms are shown in the behavioral model in section 11. It is important to note on which side of the transformer these impedances appear and how they reflect across the transformer given the K factor.

The overall AC impedance varies from model to model. For most models it is dominated by DC  $R_{OUT}$  value from DC to beyond 500 KHz. The behavioral model in section 11 should be used to approximate the AC impedance of the specific model.

Any capacitors placed at the output of the VTM module reflect back to the input of the module by the square of the K factor (Eq. 9) with the impedance of the module appearing in series. It is very important to keep this in mind when using a PRM<sup>™</sup> regulator to power the VTM module. Most PRM modules have a limit on the maximum amount of capacitance that can be applied to the output. This capacitance includes both the PRM output capacitance and the VTM output capacitance reflected back to the input. In PRM remote sense applications, it is important to consider the reflected value of VTM output capacitance when designing and compensating the PRM control loop.

Capacitance placed at the input of the VTM module appear to the load reflected by the K factor with the impedance of the VTM module in series. In step-down ratios, the effective capacitance is increased by the K factor. The effective ESR of the capacitor is decreased by the square of the K factor, but the impedance of the module appears in series. Still, in most step-down VTM modules an electrolytic capacitor placed at the input of the module will have a lower effective impedance compared to an electrolytic capacitor placed at the output. This is important to consider when placing capacitors at the output of the module. Even though the capacitor may be placed at the output, the majority of the AC current will be sourced from the lower impedance, which in most cases will be the module. This should be studied carefully in any system design using a module. In most cases, it should be clear that electrolytic output capacitors are not necessary to design a stable, well-bypassed system.



#### **14.0 CURRENT SHARING**

The SAC<sup>™</sup> topology bases its performance on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with some resistive drop and positive temperature coefficient.


This type of characteristic is close to the impedance characteristic of a DC power distribution system, both in behavior (AC dynamic) and absolute value (DC dynamic).

When connected in an array with the same K factor, the VTM module will inherently share the load current (typically 5%) with parallel units according to the equivalent impedance divider that the system implements from the power source to the point of load.

Some general recommendations to achieve matched array impedances:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide the PCB layout as symmetric as possible.
- Apply same input / output filters (if present) to each unit.

For further details see <u>AN:016 Using BCM™ Bus Converters</u> in High Power Arrays.



*Figure 17 – VTM*<sup>TM</sup> current multiplier array

#### **15.0 FUSE SELECTION**

In order to provide flexibility in configuring power systems V•I Chip<sup>™</sup> products are not internally fused. Input line fusing of V•I Chip products is recommended at system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of VTM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I<sup>2</sup>t




#### **16.0 REVERSE OPERATION**


The VTM48EF040T050A00 is capable of reverse operation. If a voltage is present at the output which satisfies the condition  $V_{OUT} > V_{IN} \bullet K$  at the time the VC voltage is applied, or after the unit has started, then energy will be transferred from secondary to primary. The input to output ratio will be maintained. The VTM48EF040T050A00 will continue to operate in reverse as long as the input and output are within the specified limits. The VTM48EF040T050A00 has not been qualified for continuous operation (>10 ms) in the reverse direction.

#### **17.1 J-LEAD PACKAGE MECHANICAL DRAWING**

#### Click here to view original mechanical drawings on the Vicor website.




#### **17.2 J-LEAD PACKAGE RECOMMENDED LAND PATTERN**






#### **17.3 THROUGH HOLE PACKAGE MECHANICAL DRAWING**

#### Click here to view original mechanical drawings on the Vicor website.




#### 17.4 THROUGH HOLE PACKAGE RECOMMENDED LAND PATTERN






#### **17.5 RECOMMENDED HEAT SINK PUSH PIN LOCATION**

#### Click here to view original mechanical drawings on the Vicor website.



#### **17.6 VTM<sup>™</sup> MODULE PIN CONFIGURATION**



Signal Name	Pin Designation
+ln	A1-E1, A2-E2
	L1-T1, L2-T2
TM	H1, H2
VC	J1, J2
PC	K1, K2
+Out	A3-D3, A4-D4, J3-M3, J4-M4
–Out	E3-H3, E4-H4, N3-T3, N4-T4



#### Warranty

Vicor products are guaranteed for two years from date of shipment against defects in material or workmanship when in normal use and service. This warranty does not extend to products subjected to misuse, accident, or improper application or maintenance. Vicor shall not be liable for collateral or consequential damage. This warranty is extended to the original purchaser only.

EXCEPT FOR THE FOREGOING EXPRESS WARRANTY, VICOR MAKES NO WARRANTY, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Vicor will repair or replace defective products in accordance with its own best judgement. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

Information published by Vicor has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. Vicor reserves the right to make changes to any products without further notice to improve reliability, function, or design. Vicor does not assume any liability arising out of the application or use of any product or circuit; neither does it convey any license under its patent rights nor the rights of others. Vicor general policy does not recommend the use of its components in life support applications wherein a failure or malfunction may directly threaten life or injury. Per Vicor Terms and Conditions of Sale, the user of Vicor components in life support applications assumes all risks of such use and indemnifies Vicor against all damages.

# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor components are not designed to be used in applications, such as life support systems, wherein a failure or malfunction could result in injury or death. All sales are subject to Vicor's Terms and Conditions of Sale, which are available upon request.

#### Specifications are subject to change without notice.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 5,945,130; 6,403,009; 6,710,257; 6,911,848; 6,930,893; 6,934,166; 6,940,013; 6,969,909; 7,038,917; 7,145,186; 7,166,898; 7,187,263; 7,202,646; 7,361,844; D496,906; D505,114; D506,438; D509,472; and for use under 6,975,098 and 6,984,965.

Vicor Corporation 25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

