



BCM[®] Bus Converter BCM6123TD1E13A3TB1



Isolated Fixed-Ratio DC-DC Converter

Features & Benefits

- Up to 125A continuous secondary output current
- Up to 2208W/in³ power density
- 97.4% peak efficiency
- 4,242V_{DC} isolation
- Parallel operation for multi-kW arrays
- Primary input undervoltage and overvoltage,
 Secondary output overcurrent and shortcircuit and thermal protection
- 6123 through-hole ChiP™ package
 - 2.402 x 0.990 x 0.284" [61.00 x 25.14 x 7.21mm]
- PMBus™ management interface^[b]

Typical Applications

- 380V_{DC} Power Distribution
- High-End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High-Density Power Supplies
- Communications Systems
- Transportation

| Product Ratings | | | | | |
|---|------------------------|--|--|--|--|
| $V_{PRI} = 384V (260 - 410V)^{[a]}$ | I_{SEC} = up to 125A | | | | |
| $V_{SEC} = 12V (8.1 - 12.8V)^{[a]}$ (NO LOAD) | K = 1/32 | | | | |

Product Description

The BCM6123TD1E13A3TB1 is a high efficiency Bus Converter, operating from a 260 to $410V_{DC}^{[a]}$ primary input bus to deliver an isolated, ratiometric secondary output voltage from 8.1 to $12.8V_{DC}$.


The BCM6123TD1E13A3TB1 offers low noise, fast transient response, and industry leading efficiency and power density. In addition, it provides an AC impedance beyond the bandwidth of most downstream regulators, allowing input capacitance normally located at the input of a PoL regulator to be located at the primary input side of the BCM. With a primary input to secondary output K factor of 1/32, that capacitance value can be reduced by a factor of 1024x, resulting in savings of board area, material and total system cost.

Leveraging the thermal and density benefits of Vicor's ChiP packaging technology, the BCM offers flexible thermal management options with very low top and bottom side thermal impedances. Thermally-adept ChiP-based power components enable customers to achieve low cost power system solutions with previously unattainable system size, weight and efficiency attributes guickly and predictably.




^[a] Specified range when undervoltage lockout protections are disabled through PMBus, see page 5. ^[b] When used with D44TL1A0 , or PLI1209BCxyzz.

Typical Application



BCM6123TD1E13A3TB1 at point-of-load with PLI1209BC0101 interface for PMBus communication

Pin Configuration



Pin Descriptions

| | | | Power Pins | | |
|---------------------------------------|-----------------------|--|--|--|--|
| Pin Number | Signal Name | Туре | Function | | |
| I1, J1, K1, L1 | +V _{PRI} | PRIMARY INPUT POWER | Positive primary input transformer power terminal | | |
| L'2 | $-V_{PRI}$ | PRIMARY INPUT POWER RETURN Negative primary input transformer power terminal | | | |
| A1, D1, E1, H1, A'2, D'2, E'2, H'2 | +V _{SEC} | SECONDARY OUTPUT POWER | Positive secondary output transformer power terminal | | |
| B1, C1, F1, G1 B'2, C'2, F'2, G'2 | –V _{SEC} [c] | SECONDARY OUTPUT POWER RETURN | Negative secondary output transformer power terminal | | |
| | | PMBus ³ | ™ Control Signal Pins | | |
| Pin Number | Signal Name | Туре | Function | | |
| ľ2 | SER-OUT | OUTPUT | UART transmit pin; Primary input-side referenced signals | | |
| J′2 | EN | INPUT | Enables and disables power supply; Primary input-side referenced signals | | |
| K′2 | SER-IN | INPUT | UART receive pin; Primary input-side referenced signals | | |



Part Ordering Information

| Product Function | Package Size | Package Mounting | Max Primary Input Voltage | Range Identifier | Max Secondary Output Voltage | Secondary Output Current | Temperature Grade | Option |
|-------------------------|------------------|---------------------|------------------------------|---------------------|---------------------------------|-----------------------------|-------------------------|-------------------------|
| ВСМ | 6123 | Т | D1 | E | 13 | А3 | Т | B1 |
| Bus Converter Module | 61 = L 23 = W | T = TH | 410V | 260 – 410V | 13V No Load | 125A | T = -40 to 125°C | B1 = PMBus™ Ctrl |

All products shipped in JEDEC standard high profile (0.400" thick) trays (JEDEC Publication 95, Design Guide 4.10).

Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

| Parameter | Comments | Min | Max | Unit |
|--|-------------|------|-----|------|
| +V _{PRI_DC} to -V _{PRI_DC} | | -1 | 480 | V |
| V _{PRI_DC} Slew Rate | Operational | | 1 | V/µs |
| +V _{SEC_DC} to -V _{SEC_DC} | | -1 | 15 | V |
| SER-OUT to -V _{PRI_DC} | | | 4.6 | V |
| EN to -V _{PRI_DC} | | -0.3 | 5.5 | V |
| SER-IN to -V _{PRI_DC} | | | 4.6 | V |

Electrical Specifications

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit |
|---|--|--|------|--------------------------|------|------|
| | | | | | | |
| | | General Powertrain Specifications | | | | |
| Primary Input Voltage Range, | V_{PRI_DC} | Supervisory input undervoltage lockout protections disabled through PMBus™ (DISABLE_FAULT, see p. 10) | 260 | | 410 | V |
| Continuous | TIM_DC | Supervisory input undervoltage lockout protections enabled (default) | 365 | | 410 | |
| V _{PRI} μController | $V_{\mu C_ACTIVE}$ | $V_{\text{PRI_DC}}$ voltage where μC is initialized | | | 130 | V |
| Primary Input Quiescent Current | I _{PRI_Q} | Disabled, EN Low, V _{PRI_DC} = 384V | | 2 | | mA |
| Tilliary input Quiescent Current | 'PRI_Q | T _{INTERNAL} ≤ 100°C | | | 4 | IIIA |
| | | $V_{PRI_DC} = 384V$, $T_{INTERNAL} = 25$ °C | | 11 | 17 | |
| Primary Input No Load | P _{PRI_NL} | $V_{PRI_DC} = 384V$ | 5.9 | | 25 | W |
| Power Dissipation | ' PRI_NL | V _{PRI_DC} = 260 – 410V, T _{INTERNAL} = 25°C | | | 19 | VV |
| | | $V_{PRI_DC} = 260 - 410V$ | | | 27 | |
| | | Enable start up, $V_{PRI_DC} = 384V$, $C_{SEC_EXT} = 0$ uF, no load | | | 5 | |
| Primary Input Inrush Current Peak | I _{PRI_INR_PK} | V_{PRI_DC} = 410V, C_{SEC_EXT} = 1000 μ F, R_{LOAD_SEC} = 50% of full load current | | 10 | | А |
| | | T _{INTERNAL} ≤ 100°C | | | 15 | |
| Secondary Output Voltage Rise Time | t _{SEC_RISE} | Enable start up, $V_{PRI_DC} = 384V$, $C_{SEC_EXT} = 0\mu F$, no load | | 38.5 | | μs |
| DC Primary Input Current | I _{PRI_IN_DC} | At I _{SEC_OUT_DC} = 125A, T _{INTERNAL} ≤ 100°C | | | 4.1 | А |
| Transformation Ratio | К | Primary input to secondary output, $K = V_{SEC_DC} / V_{PRI_DC}$, at no load | | 1/32 | | V/V |
| Secondary Output Current (Continuous) | I _{SEC_OUT_DC} | | | | 125 | А |
| Secondary Output Current (Pulsed) | I _{SEC_OUT_PULSE} | 10ms pulse, 25% duty cycle, I _{SEC_OUT_AVG} ≤ 50% rated I _{SEC_OUT_DC} | | | 167 | А |
| Secondary Output Power (Continuous) | P _{SEC_OUT_DC} | Specified at V _{PRI_DC} = 410V | | | 1500 | W |
| Secondary Output Power (Pulsed) | P _{SEC_OUT_PULSE} | Specified at V_{PRI_DC} = 410V; 10ms pulse, 25% duty cycle, $P_{SEC_AVG} \le 50\%$ rated $P_{SEC_OUT_DC}$ | | | 2000 | W |
| | | $V_{PRI_DC} = 384V$, $I_{SEC_OUT_DC} = 125A$ | 96.2 | 97 | | |
| Efficiency (Ambient) | η_{AMB} | $V_{PRI_DC} = 260 - 410V$, $I_{SEC_OUT_DC} = 125A$ | 95.2 | | | % |
| | | $V_{PRI_DC} = 384V$, $I_{SEC_OUT_DC} = 62.5A$ | 96.5 | 97.4 | | |
| Efficiency (Hot) | η_{HOT} | $V_{PRI_DC} = 384V$, $I_{SEC_OUT_DC} = 125A$ | 95.8 | 97 | | % |
| Efficiency (Over Load Range) | η _{20%} | 25A < I _{SEC_OUT_DC} < 125A | 90 | | | % |
| | R _{SEC_COLD} | $V_{PRI_DC} = 384V$, $I_{SEC_OUT_DC} = 125A$, $T_{INTERNAL} = -40$ °C | 1.10 | 1.50 | 1.80 | |
| Secondary Output Resistance | R _{SEC_AMB} | $V_{PRI_DC} = 384V$, $I_{SEC_OUT_DC} = 125A$ | 1.50 | 1.85 | 2.30 | mΩ |
| | R _{SEC_HOT} | $V_{PRI_DC} = 384V$, $I_{SEC_OUT_DC} = 125A$, $T_{INTERNAL} = 100$ °C | 2.2 | 2.45 | 2.70 | |
| Switching Frequency | F _{SW} | Frequency of the output voltage ripple = $2x F_{SW}$ | 0.95 | 1.00 | 1.05 | MHz |
| Secondary Output Voltage Ripple | VSEC OUT PP | $C_{SEC_EXT} = 0\mu$ F, $I_{SEC_OUT_DC} = 125$ A, $V_{PRI_DC} = 384$ V, 20MHz BW | | 195 | | mV |
| | | T _{INTERNAL} ≤ 100°C | | | 250 | |
| Primary Input Leads Inductance (Parasitic) | L _{PRI_IN_LEADS} | Frequency 2.5MHz (double switching frequency), simulated lead model | | 7 | | nH |
| Secondary Output Leads Inductance (Parasitic) | L _{SEC_OUT_LEADS} | Frequency 2.5MHz (double switching frequency), simulated lead model | | 0.64 | | nH |
| Primary Input Series Inductance (Internal) | L _{IN_INT} | Reduces the need for input decoupling inductance in BCM arrays | | 0.56 | | μΗ |
| Secondary Output Voltage Ripple Primary Input Leads Inductance (Parasitic) Secondary Output Leads Inductance (Parasitic) Primary Input Series Inductance | F _{SW} V _{SEC_OUT_PP} L _{PRI_IN_LEADS} L _{SEC_OUT_LEADS} | Frequency of the output voltage ripple = $2x F_{SW}$ $C_{SEC_EXT} = 0\mu F$, $I_{SEC_OUT_DC} = 125A$, $V_{PRI_DC} = 384V$, $20MHz BW$ $T_{INTERNAL} \le 100^{\circ}C$ Frequency 2.5MHz (double switching frequency), simulated lead model Frequency 2.5MHz (double switching frequency), simulated lead model Reduces the need for input decoupling inductance in | | 1.00 195 7 0.64 | 1.05 | |



Electrical Specifications (Cont.)

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit | | | |
|---|---|---|-------|-------|-------|------|--|--|--|
| | | | | | | | | | |
| | General Powertrain Specifications (Cont.) | | | | | | | | |
| Effective Primary Input Capacitance (Internal) | C _{PRI_INT} | Effective Value at 384V _{PRI_DC} | | 0.37 | | μF | | | |
| Effective Secondary Output Capacitance (Internal) | C _{SEC_INT} | Effective Value at 12V _{SEC_DC} | | 208 | | μF | | | |
| Rated Secondary Output Capacitance (External) | C _{SEC_OUT_EXT} | Excessive capacitance may prevent module start up | | | 1000 | μF | | | |
| Rated Secondary Output Capacitance (External), Parallel Array Operation | C _{SEC_OUT_AEXT} | $C_{SEC_OUT_AEXT}$ Max = N • 0.5 • $C_{SEC_OUT_EXT\ MAX}$, where N = the number of units in parallel | | | | | | | |
| | | | | | | | | | |
| | | Powertrain Protections | | | | | | | |
| Auto Restart Time | t _{AUTO_RESTART} | Start up into a persistent fault condition. Non-latching fault detection given $V_{PRI_DC} > V_{PRI_UVLO+}$ | 292.5 | | 357.5 | ms | | | |
| Primary Input Overvoltage Lockout Threshold | V _{PRI_OVLO+} | | 420 | 434.5 | 450 | V | | | |
| Primary Input Overvoltage Recovery Threshold | V _{PRI_OVLO} _ | | 410 | 424 | 440 | V | | | |
| Primary Input Overvoltage Lockout Hysteresis | V _{PRI_OVLO_HYST} | | | 10.5 | | V | | | |
| Primary Input Overvoltage Lockout Response Time | t _{PRI_OVLO} | | | 100 | | μs | | | |
| Secondary Output Soft-Start Ramp Time | t _{SEC_SOFT-START} | From powertrain active. Fast current limit protection disabled during soft start | | 1 | | ms | | | |
| Secondary Output Overcurrent Trip Threshold | I _{SEC_OUT_OCP} | | 145 | 170 | 210 | А | | | |
| Secondary Output Overcurrent Response Time Constant | t _{SEC_OUT_OCP} | Effective internal RC filter | | 3 | | ms | | | |
| Secondary Output Short Circuit Protection Trip Threshold | I _{SEC_OUT_SCP} | | 187 | | | А | | | |
| Secondary Output Short Circuit Protection Response Time | t _{SEC_OUT_SCP} | | | 1 | | μs | | | |
| Overtemperature Shutdown Threshold | t _{OTP+} | Temperature sensor located inside controller IC | 125 | | | °C | | | |



Electrical Specifications (Cont.)

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit | | |
|--|---------------------------------------|---|-----|-------|-----|------|--|--|
| | | | | | | | | |
| Powertrain Supervisory Limits | | | | | | | | |
| Primary Input Overvoltage Lockout Threshold | V _{PRI_OVLO+} | | 420 | 434.5 | 450 | V | | |
| Primary Input Overvoltage Recovery Threshold | V _{PRI_OVLO} - | | 410 | 424 | 440 | V | | |
| Primary Input Overvoltage Lockout Hysteresis | V _{PRI_OVLO_HYST} | | | 10.5 | | V | | |
| Primary Input Overvoltage Lockout Response Time | t _{PRI_OVLO} | | | 100 | | μs | | |
| Primary Input Undervoltage | | Supervisory input undervoltage lockout protections disabled through PMBus TM (DISABLE_FAULT, see p. 10) | 104 | 122 | 140 | V | | |
| Lockout Threshold | V _{PRI_UVLO} _ | Supervisory input undervoltage lockout protections enabled (default) | 285 | 320 | 355 | V | | |
| Primary Input Undervoltage | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Supervisory input undervoltage lockout protections disabled through PMBus (DISABLE_FAULT, see p. 10) | 114 | 132 | 150 | V | | |
| Recovery Threshold | V _{PRI_UVLO+} | Supervisory input undervoltage lockout protections enabled (default) | 325 | 350 | 360 | V | | |
| Primary Input Undervoltage | ., | Supervisory input undervoltage lockout protections disabled through PMBus (DISABLE_FAULT, see p. 10) | | 10 | | V | | |
| Lockout Hysteresis | V _{PRI_UVLO_HYST} | Supervisory input undervoltage lockout protections enabled (default) | | 30 | | V | | |
| Primary Input Undervoltage Lockout Response Time | t _{PRI_UVLO} | | | 100 | | μs | | |
| Primary Input to Secondary Output Start-Up Delay | t _{PRI_TO_SEC_DELAY} | From $V_{PRI_DC} = V_{PRI_UVLO+}$ to powertrain active, EN floating (i.e., one-time start-up delay from application of V_{PRI_DC} to V_{SEC_DC}) | | 20 | | ms | | |
| Secondary Output Overcurrent Trip Threshold | I _{SEC_OUT_OCP} | | 145 | 170 | 210 | А | | |
| Secondary Output Overcurrent Response Time Constant | t _{SEC_OUT_OCP} | Effective internal RC filter | | 3 | | ms | | |
| Overtemperature Shutdown Threshold | t _{OTP+} | Temperature sensor located inside controller IC | 125 | | | °C | | |
| Overtemperature Recovery Threshold | t _{OTP} | | 105 | 110 | 115 | °C | | |
| Undertemperature Shutdown Threshold | t _{UTP} | Temperature sensor located inside controller IC; Protection not available for M-Grade units. | | | -45 | °C | | |
| Undertemperature Restart Time | t _{UTP_RESTART} | Start up into a persistent fault condition. Non-Latching fault detection given $V_{PRI_DC} > V_{PRI_UVLO+}$ | | 3 | | S | | |






Figure 1 — Specified thermal operating area




Figure 2 — Specified electrical operating area using rated R_{SFC HOT}




Figure 3 — Specified primary input and enable start up into load current and external capacitance

PMBus™ Control Signal Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \le T_{\text{INTERNAL}} \le 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$ unless otherwise noted.

UART SER-IN / SER-OUT Pins

- Universal Asynchronous Receiver/Transmitter (UART) pins.
- The BCM communication version is not intended to be used without a Digital Supervisor or Point-of-Load Isolator.
- Isolated I²C communication and telemetry is available when using Vicor Digital Isolator and Vicor Digital Supervisor or Point-of-Load Isolator. Please see specific product data sheet for more details.
- UART SER-IN pin is internally pulled high using a $1.5k\Omega$ to 3.3V.

| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT |
|------------------|----------------------|------------------------------|---------------------------|------------------------------|-----|-----|-----|--------|
| GENERAL I/O | | Baud Rate | BR _{UART} | Rate | | 750 | | Kbit/s |
| | | SER-IN Pin | | | | | | |
| | | SER-IN Input Voltage Range | V _{SER-IN_IH} | | 2.3 | | | V |
| | | SEN-IN IIIput Voitage Karige | V _{SER-IN_IL} | | | | 1 | V |
| DIGITAL INPUT | | SER-IN Rise Time | t _{SER-IN_RISE} | 10 – 90% | | 400 | | ns |
| | | SER-IN Fall Time | t _{SER-IN_FALL} | 10 – 90% | | 25 | | ns |
| | Regular Operation | SER-IN R _{PULLUP} | R _{SER-IN_PLP} | Pull up to 3.3V | | 1.5 | | kΩ |
| | | SER-IN External Capacitance | C _{SER-IN_EXT} | | | | 400 | pF |
| | | SER-OUT Pin | | | | | | |
| | | SER-OUT Output | V _{SER-OUT_OH} | 0mA ≥ I _{OH} ≥ -4mA | 2.8 | | | V |
| DIGITAL | | Voltage Range | V _{SER-OUT_OL} | 0mA ≤ I _{OL} ≤ 4mA | | | 0.5 | V |
| OUTPUT | | SER-OUT Rise Time | t _{SER-OUT_RISE} | 10 – 90% | | 55 | | ns |
| | | SER-OUT Fall Time | t _{SER-OUT_FALL} | 10 – 90% | | 45 | | ns |
| | | SER-OUT Source Current | I _{SER-OUT} | $V_{SER-OUT} = 2.8V$ | | | 6 | mA |
| | | SER-OUT Output Impedance | Z _{SER-OUT} | | | 120 | | Ω |

Enable / Disable Control

- The EN pin is a standard analog I/O configured as an input to an internal μC.
- It is internally pulled high to 3.3V.
- When held low, the BCM internal bias will be disabled and the powertrain will be inactive.
- In an array of BCMs, EN pins should be interconnected to synchronize start up.
- PMBus ON/OFF command has no effect if the BCM EN pin is not in the active state. This BCM has active high EN pin logic.

| SIGNAL TYPE | STATE | ATTRIBUTE | SYMBOL | CONDITIONS / NOTES | MIN | TYP | MAX | UNIT |
|-----------------|----------------------|------------------------------|----------------------------|--|-----|-----|-----|------|
| | Start Up | EN to Powertrain Active Time | t _{EN_START} | $\begin{split} &V_{PRI_DC} > V_{PRI_UVLO+}, \\ &EN \text{ held low both conditions satisfied} \\ &for \ t > t_{PRI_UVLO+_DELAY} \end{split}$ | | 250 | | μs |
| ANALOG INPUT | Regular Operation | EN Voltage Threshold | V _{ENABLE} | | 2.3 | | | V |
| | | EN Resistance (Internal) | R _{EN_INT} | Internal pull-up resistor | | 1.5 | | kΩ |
| | · | EN Disable Threshold | V _{EN_DISABLE_TH} | | | | 1 | V |



PMBus™ Reported Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}\text{C} \le T_{\text{INTERNAL}} \le 125^{\circ}\text{C}$ (T-Grade); All other specifications are at $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$ unless otherwise noted.

Monitored Telemetry

- The BCM communication version is not intended to be used without a Digital Supervisor or Point-of-Load Isolator.
- The current telemetry is only available in forward operation. The input and output current reported value is not supported in reverse operation.

| Attribute | Digital Supervisor / PLI PMBus TM READ Command | Accuracy (Rated Range) | Functional Reporting Range | Update Rate | Reported Units |
|----------------------------|--|---|-------------------------------|----------------|--|
| Input Voltage | (88h) READ_VIN | ±5% (LL – HL) | 130 – 450V | 100µs | $V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$ |
| Input Current | (89h) READ_IIN | ±20% (10 – 20% of FL) ±5% (20 – 133% of FL) | 0 – 5.9A | 100µs | I _{ACTUAL} = I _{REPORTED} x 10 ⁻³ |
| Output Voltage [d] | (8Bh) READ_VOUT | ±5% (LL – HL) | 4.25 – 14V | 100µs | $V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$ |
| Output Current | (8Ch) READ_IOUT | ±20% (10 – 20% of FL) ±5% (20 – 133% of FL) | 0 – 190A | 100µs | $I_{ACTUAL} = I_{REPORTED} \times 10^{-2}$ |
| Output Resistance | (D4h) READ_ROUT | ±5% (50 – 100% of FL) at NL ±10% (50 – 100% of FL) (LL – HL) | 1 – 3mΩ | 100ms | $R_{ACTUAL} = R_{REPORTED} \times 10^{-5}$ |
| Temperature ^[e] | (8Dh) READ_TEMPERATURE_1 | ±7°C (Full Range) | −55 to 130°C | 100ms | $T_{ACTUAL} = T_{REPORTED}$ |

[[]d] Default READ Output Voltage returned when unit is disabled = -300V.

Variable Parameter

- Factory setting of all below Thresholds and Warning limits are 100% of listed protection values.
- Variables can be written only when module is disabled either EN pulled low or $V_{\text{IN}} < V_{\text{IN_UVLO}}$.
- Module must remain in a disabled mode for 3ms after any changes to the below variables allowing ample time to commit changes to EEPROM.


| Attribute | Digital Supervisor / PLI PMBus™ Command ^[f] | Conditions / Notes | Accuracy (Rated Range) | Functional Reporting Range | Default Value |
|---|---|---|--|-------------------------------|------------------|
| Input / Output Overvoltage Protection Limit | (55h) VIN_OV_FAULT_LIMIT | V _{IN_OVLO} is automatically 3% lower than this set point | ±5% (LL – HL) | 130 – 435V | 100% |
| Input / Output Overvoltage Warning Limit | (57h) VIN_OV_WARN_LIMIT | | ±5% (LL – HL) | 130 – 435V | 100% |
| Input / Output Undervoltage Protection Limit | (D7h) DISABLE_FAULT | Can only be disabled to a preset default value | ±5% (LL – HL) | 130 or 365V | 100% |
| Input Overcurrent Protection Limit | (5Bh) IIN_OC_FAULT_LIMIT | | ±20% (10 – 20% of FL) ±5% (20 – 133% of FL) | 0 – 5.25A | 100% |
| Input Overcurrent Warning Limit | (5Dh) IIN_OC_WARN_LIMIT | | ±20% (10 – 20% of FL) ±5% (20 – 133% of FL) | 0 – 5.25A | 100% |
| Overtemperature Protection Limit | (4Fh) OT_FAULT_LIMIT | | ±7°C (Full Range) | 0 – 125°C | 100% |
| Overtemperature Warning Limit | (51h) OT_WARN_LIMIT | | ±7°C (Full Range) | 0 – 125°C | 100% |
| Turn-On Delay | (60h) TON_DELAY | Additional time delay to the primary input to secondary output start-up delay | ±50μs | 0 – 100ms | 0ms |

^[f] Refer to Digital Supervisor or PLI1209BCxyzz datasheet for complete list of supported commands.




[[]e] Default READ Temperature returned when unit is disabled = -273°C.

BCM Timing Diagram



High-Level Functional State Diagram



Application Characteristics

Temperature controlled via top side cold plate, unless otherwise noted. See associated figures for general trend data.




Figure 4 — No load power dissipation vs. V_{PRI DC}




Figure 6 — Efficiency at $T_{CASE} = -40$ °C




Figure 8 — Efficiency at $T_{CASE} = 25^{\circ}C$




Figure 5 — Full load efficiency vs. temperature; V_{PRI_DC}




Figure 7 — Power dissipation at $T_{CASE} = -40$ °C




Figure 9 — Power dissipation at $T_{CASE} = 25^{\circ}C$

Application Characteristics (Cont.)

Temperature controlled via top side cold plate, unless otherwise noted. See associated figures for general trend data.




Figure 10 — Efficiency at $T_{CASE} = 90$ °C




Figure 12 — R_{SEC} vs. temperature; nominal V_{PRI_DC} $I_{SEC_DC} = 100A$ at $T_{CASE} = 90^{\circ}C$




Figure 14 — Full load secondary output voltage ripple, 10μ F $C_{PRI_IN_EXT}$; no external $C_{SEC_OUT_EXT}$. Board-mounted module, scope setting: 20MHz analog BW




Figure 11 — Power dissipation at $T_{CASE} = 90$ °C




Figure 13 — $V_{SEC_OUT_PP}$ vs. I_{SEC_DC} ; no external $C_{SEC_OUT_EXT}$.

Board-mounted module, scope setting:

20MHz analog BW

Application Characteristics (Cont.)

Temperature controlled via top side cold plate, unless otherwise noted. See associated figures for general trend data.




Figure 15 — 0 – 125A transient response: $C_{PRI_IN_EXT} = 10\mu F$, no external $C_{SEC_OUT_EXT}$




Figure 17 — Start up from application of $V_{PRI_DC} = 384V$, 50% $I_{SEC\ OUT\ DG}$, 100% $C_{SEC\ OUT\ EXT}$




Figure 16 — 125 – 0A transient response: $C_{PRI_IN_EXT} = 10\mu F$, no external $C_{SEC_OUT_EXT}$




Figure 18 — Start up from application of EN with pre-applied $V_{PRI\ DC} = 384V$, 50% $I_{SEC\ OUT\ DC}$, 100% $C_{SEC\ OUT\ EXT}$

General Characteristics

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit |
|--------------------------------|----------------------------|---|--------------------|-----------------|---------------|-----------|
| | | | | | | |
| | | Mechanical | | | | |
| Length | L | | 60.87 [2.396] | 61.00 [2.402] | 61.13 [2.407] | mm [in] |
| Width | W | | 24.76 [0.975] | 25.14 [0.990] | 25.52 [1.005] | mm [in] |
| Height | Н | | 7.11 [0.280] | 7.21 [0.284] | 7.31 [0.288] | mm [in] |
| Volume | Vol | Without heatsink | | 11.06 [0.675] | | cm³ [in³] |
| Weight | W | | | 41 [1.45] | | g [oz] |
| | | Nickel | 0.51 | | 2.03 | |
| Lead Finish | | Palladium | 0.02 | | 0.15 | μm |
| | | Gold | 0.003 | | 0.051 | |
| | | | | | | |
| | | Thermal | | | | |
| Operating Temperature | T _{INTERNAL} | BCM6123TD1E13A3TB1 (T-Grade) | -40 | | 125 | °C |
| Thermal Resistance Top Side | $\theta_{INT-TOP}$ | Estimated thermal resistance to maximum temperature internal component from isothermal top | | 1.14 | | °C/W |
| Thermal Resistance Leads | $\theta_{	ext{INT-LEADS}}$ | Estimated thermal resistance to maximum temperature internal component from isothermal leads | | 1.35 | | °C/W |
| Thermal Resistance Bottom Side | $\theta_{INT-BOTTOM}$ | Estimated thermal resistance to maximum temperature internal component from isothermal bottom | | 1.07 | | °C/W |
| Thermal Capacity | | | | 34 | | Ws/°C |
| | | | | | | |
| | | Assembly | | | | |
| Storage Temperature | | BCM6123TD1E13A3TB1 (T-Grade) | -55 | | 125 | °C |
| ESD Withstand | ESD _{HBM} | Human Body Model, "ESDA / JEDEC JDS-00 | 1-2012" Class I- | C (1kV to <2kV) |) | |
| LOD MINISIQUE | ESD _{CDM} | Charge Device Model, "JESD 22-C101-E" C | lass II (200V to < | :500V) | | |




General Characteristics (Cont.)

| Attribute | Symbol | Conditions / Notes | Min | Тур | Max | Unit | |
|-------------------------------------|----------------------|---|-------|------|-----|-----------------|--|
| | | | | | | | |
| Soldering ^[f] | | | | | | | |
| Peak Temperature Top Case | | | | | 135 | °C | |
| | | | | | | | |
| Safety | | | | | | | |
| Isolation voltage / Dielectric test | | PRIMARY INPUT to SECONDARY OUTPUT | 4,242 | | | V _{DC} | |
| | V _{HIPOT} | PRIMARY INPUT to CASE | 2,121 | | | | |
| | | SECONDARY OUTPUT to CASE | 2,121 | | | | |
| Isolation Capacitance | C _{PRI_SEC} | Unpowered Unit | 620 | 780 | 940 | pF | |
| Insulation Resistance | R _{PRI_SEC} | At 500V _{DC} | 10 | | | ΜΩ | |
| MTBF | | MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer | | 2.31 | | MHrs | |
| | | Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled | | 3.41 | | MHrs | |
| | | cTÜVus EN 60950-1 cURus UL 60950-1 | | | | | |
| Agency Approvals / Standards | | | | | | | |
| | | CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable | | | | | |

[[]f] Product is not intended for reflow solder attach.



PMBus™ System Diagram



The PMBus communication enabled bus converter provides accurate telemetry monitoring and reporting, threshold and warning limits adjustment, in addition to corresponding status flags.

The BCM internal μ C is referenced to primary input-side ground. The PLI1209BCxyzz UART interface operates at a typical speed of 750kHz across the isolation barrier.

The PLI provides the host system μ C with access to a single BCM. This BCM is constantly polled for status by the PLI. Direct communication to the individual BCM is enabled by a page command. For example, the page (0x00) prior to a telemetry inquiry points to the PLI data and page (0x01) prior to a telemetry inquiry points to the connected BCM data. The PLI constantly polls the BCM data through the UART interface.

The PLI enables the PMBus compatible host interface with an operating bus speed of up to 400kHz. The PLI follows the PMBus command structure and specification.

Please refer to the PLI1209BCxyzz data sheet for more details.



BCM in a ChiP™




Figure 19 — BCM AC model

The BCM uses a high frequency resonant tank to move energy from primary input to secondary output and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the primary input voltage and the secondary output current. A small amount of capacitance embedded in the primary input-side and secondary output-side stages of the module is sufficient for full functionality and is key to achieving high power density.

The BCM6123TD1E13A3TB1 can be simplified into the model shown in Figure 19.

$$V_{SEC} = V_{PRI} \bullet K \tag{1}$$

At no load:

$$K = \frac{V_{SEC}}{V_{PRI}} \tag{2}$$

K represents the "turns ratio" of the BCM. Rearranging Eq (1):

$$V_{SEC} = V_{PRI} \bullet K - I_{SEC} \bullet R_{SEC}$$
 (3)

In the presence of a load, V_{SEC} is represented by:

$$I_{SEC} = \frac{I_{PRI} - I_{PRI_Q}}{K} \tag{4}$$

and I_{SEC} is represented by:

 R_{SEC} represents the impedance of the BCM, and is a function of the R_{DS_ON} of the primary input and secondary output MOSFETs and the winding resistance of the power transformer. I_{PRI_Q} represents the quiescent current of the BCM controller, gate drive circuitry and core losses.

The use of DC voltage transformation provides additional interesting attributes. Assuming that $R_{SEC}=0\Omega$ and $I_{PRI_Q}=0A$, Equation 3 now becomes Equation 1 and is essentially load independent, resistor R is now placed in series with V_{PRI} .




Figure 20 — K = 1/32 BCM with series primary input-side resistor

The relationship between V_{PRI} and V_{SEC} becomes:

$$V_{SEC} = \left(V_{PRI} - I_{PRI} \bullet R\right) \bullet K \tag{5}$$

Substituting the simplified version of Equation 4 (I_{PRI} O is assumed = 0A) into Equation 5 yields:

$$V_{SEC} = V_{PRI} \bullet K - I_{SEC} \bullet R \bullet K^2 \tag{6}$$

This is similar in form to Equation 3, where R_{SEC} is used to represent the characteristic impedance of the BCM. However, in this case a real resistor, R, on the primary input side of the BCM is effectively scaled by K^2 with respect to the secondary output side.

Assuming that R = 1Ω , the effective R as seen from the secondary output side is $0.98m\Omega$, with K = 1/32.



A similar exercise can be performed with the addition of a capacitor or shunt impedance at the primary input side of the BCM. A switch in series with V_{PRI} is added to the circuit. This is depicted in Figure 21.




Figure 21 — BCM with primary input-side capacitor

A change in V_{PRI} with the switch closed would result in a change in capacitor current according to the following equation:

$$I_{C}(t) = C \frac{dV_{PRI}}{dt} \tag{7}$$

Assume that with the capacitor charged to V_{PRI} , the switch is opened and the capacitor is discharged through the idealized BCM. In this case,

$$I_C = I_{SEC} \bullet K \tag{8}$$

substituting Equation 1 and 8 into Equation 7 reveals:

$$I_{SEC}(t) = \frac{C}{K^2} \bullet \frac{dV_{SEC}}{dt}$$
 (9)

The equation in terms of the secondary output has yielded a $\rm K^2$ scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the secondary output side when expressed in terms of the primary input side. With K = 1/32 as shown in Figure 21, C = $1\mu F$ would appear as C = $1024\mu F$ when viewed from the secondary output side.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a BCM between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, these benefits are not achieved if the series impedance of the BCM is too high. The impedance of the BCM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the BCM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the BCM are:

- No load power dissipation (P_{PRLNL}): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (P_{RSEC}): refers to the power loss across the BCM modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{PRI\ NL} + P_{RSEC} \tag{10}$$

Therefore,

$$P_{\text{SEC_OUT}} = P_{\text{PRI_IN}} - P_{\text{DISSIPATED}} = P_{\text{PRI_IN}} - P_{\text{PRI_NL}} - P_{\text{RSEC}}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{SEC_OUT}}{P_{PRI_IN}} = \frac{P_{PRI_IN} - P_{PRI_NL} - P_{RSEC}}{P_{PRI_IN}}$$
(12)

$$= \frac{V_{PRI} \bullet I_{PRI} - P_{PRI_NL} - (I_{SEC})^2 \bullet R_{SEC}}{V_{PRI} \bullet I_{PRI}}$$

$$= 1 - \left(\frac{P_{PRI_NL} + (I_{SEC})^2 \cdot R_{SEC}}{V_{PRI} \cdot I_{PRI}}\right)$$

Input and Output Filter Design

A major advantage of BCM systems versus conventional PWM converters is that the transformer based BCM does not require external filtering to function properly. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of primary input voltage and secondary output current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the primary input-side and secondary output-side stages of the module is sufficient for full functionality and is key to achieving high power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

■ Guarantee low source impedance:

To take full advantage of the BCM's dynamic response, the impedance presented to its primary input terminals must be low from DC to approximately 5MHz. The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100nH, the input should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200nH, the RC damper may be as high as $1\mu F$ in series with $0.3\Omega.$ A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

Further reduce primary input and/or secondary output voltage ripple without sacrificing dynamic response:

Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the primary input source will appear at the secondary output of the module multiplied by its K factor.

Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and induce stresses:

The module primary input voltage range shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal primary input operating range. Even when disabled, the powertrain is exposed to the applied voltage and the power MOSFETs must withstand it.

Total load capacitance at the secondary output of the BCM shall not exceed the specified maximum. Owing to the wide bandwidth and low secondary output impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the primary input of the module. At frequencies <500kHz the module appears as an impedance of R_{SEC} between the source and load.

Within this frequency range, capacitance at the primary input appears as effective capacitance on the secondary output per the relationship

$$C_{SEC_EXT} = \frac{C_{PRI_EXT}}{K^2} \tag{13}$$

defined in Equation 13.

This enables a reduction in the size and number of capacitors used in a typical system.

Thermal Considerations

The ChiPTM provides a high degree of flexibility in that it presents three pathways to remove heat from the internal power dissipating components. Heat may be removed from the top surface, the bottom surface and the leads. The extent to which these three surfaces are cooled is a key component in determining the maximum current that is available from a ChiP, as can be seen from Figure 1.

Since the ChiP has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a system-level thermal solution. Given that there are three pathways to remove heat from the ChiP, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for a 6123 ChiP BCM in an application where the top, bottom, and leads are cooled. In this case, the BCM power dissipation is PD_{TOTAL} and the three surface temperatures are represented as $T_{CASE\ TOP}$, $T_{CASE\ }$ BOTTOM, and TLEADS. This thermal system can now be very easily analyzed using a SPICE simulator with simple resistors, voltage sources, and a current source. The results of the simulation provide an estimate of heat flow through the various dissipation pathways as well as internal temperature.




Figure 22 — Top case, Bottom case and leads thermal model

Alternatively, equations can be written around this circuit and analyzed algebraically:

$$\begin{split} T_{\mathit{INT}} - PD_{\mathit{I}} \bullet \theta_{\mathit{INT-TOP}} &= T_{\mathit{CASE_TOP}} \\ T_{\mathit{INT}} - PD_{\mathit{2}} \bullet \theta_{\mathit{INT-BOTTOM}} &= T_{\mathit{CASE_BOTTOM}} \\ T_{\mathit{INT}} - PD_{\mathit{3}} \bullet \theta_{\mathit{INT-LEADS}} &= T_{\mathit{LEADS}} \\ PD_{\mathit{TOTAL}} &= PD_{\mathit{1}} + PD_{\mathit{2}} + PD_{\mathit{3}} \end{split}$$

Where $T_{\rm INT}$ represents the internal temperature and PD₁, PD₂, and PD₃ represent the heat flow through the top side, bottom side, and leads, respectively.




Figure 23 — Top case and leads thermal model

Figure 23 shows a scenario where there is no bottom side cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:

$$\begin{split} T_{\mathit{INT}} - PD_{\mathit{I}} \bullet \; \theta_{\mathit{INT-TOP}} &= T_{\mathit{CASE_TOP}} \\ T_{\mathit{INT}} - PD_{\mathit{3}} \bullet \; \theta_{\mathit{INT-LEADS}} &= T_{\mathit{LEADS}} \\ PD_{\mathit{TOTAL}} &= PD_{\mathit{I}} + PD_{\mathit{3}} \end{split}$$




Figure 24 — Top case thermal model

Figure 24 shows a scenario where there is no bottom side and leads cooling. In this case, the heat flow paths to the bottom and leads are left open and the equations now simplify to:

$$\begin{split} T_{INT} - PD_{I} \bullet \ \theta_{INT\text{-}TOP} &= T_{CASE_TOP} \\ PD_{TOTAL} &= PD_{I} \end{split}$$

Please note that Vicor has a suite of online tools, including a simulator and thermal estimator that greatly simplify the task of determining whether or not a BCM thermal configuration is valid for a given condition. These tools can be found at: http://www.vicorpower.com/powerbench.

Current Sharing

The performance of the BCM topology is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCMs of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load. Ensuring equal current sharing among modules requires that BCM array impedances be matched.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- A dedicated input filter for each BCM in an array is required to prevent circulating currents.

For further details see:

AN:016 Using BCM Bus Converters in High Power Arrays.




Figure 25 — BCM array

Fuse Selection

In order to provide flexibility in configuring power systems, ChiP modules are not internally fused. Input line fusing of ChiP products is recommended at a system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum input current of BCM)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I²t
- Recommend fuse: See safety agency approvals.


Reverse Operation

BCMs are capable of reverse power operation. Once the unit is started, energy will be transferred from the secondary output back to the primary input whenever the secondary output voltage exceeds $V_{PRI} \bullet K$. The module will continue operation in this fashion for as long as no faults occur.

Transient operation in reverse is expected in cases where there is significant energy storage on the output and transient voltages appear on the input.



BCM Through Hole Package Mechanical Drawing and Recommended Land Pattern



Revision History

| Revision | Date | Description | Page Number(s) |
|----------|----------|-----------------|----------------|
| 1.0 | 06/01/18 | Initial release | n/a |



Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Visit http://www.vicorpower.com/dc-dc/isolated-fixed-ratio/hv-bus-converter-module for the latest product information.

Vicor's Standard Terms and Conditions and Product Warranty

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Numbers: 6,911,848; 6,930,893; 6,934,166; 7,145,786; 7,782,639; 8,427,269 and for use under 6,975,098 and 6,984,965.

Contact Us: http://www.vicorpower.com/contact-us

Vicor Corporation

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715 www.vicorpower.com

email

Customer Service: <u>custserv@vicorpower.com</u> Technical Support: <u>apps@vicorpower.com</u>

©2018 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation.

I²C[™] is a trademark of NXP semiconductor.

PMBus[™] name, SMIF, Inc. and logo are trademarks of SMIF, Inc.

All other trademarks, product names, logos and brands are property of their respective owners.

