## Features \& Benefits

- Up to 68A continuous secondary current
- Up to $1177 \mathrm{~W} / \mathrm{in}^{3}$ power density
- 97.4\% peak efficiency
- $4,242 \mathrm{~V}_{D C}$ isolation
- Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal protection
- BCM6123 through-hole ChiP package
- $\quad 2.402 \times 0.990 \times 0.284 \mathrm{in}$ [ $61.00 \times 25.14 \times 7.21 \mathrm{~mm}$ ]
- PMBus ${ }^{\circledR}$ management interface ${ }^{[a]}$


## Typical Applications

- $380 V_{\text {DC }}$ Power Distribution
- High-End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High-Density Power Supplies
- Communications Systems
- Transportation

| Product Ratings |  |
| :---: | :---: |
| $\mathrm{V}_{\text {PRI }}=384 \mathrm{~V}(260-410 \mathrm{~V})$ | $\mathrm{I}_{\text {SEC }}=$ up to 68 A |
| $\mathrm{~V}_{\text {SEC }}=12 \mathrm{~V}(8.1-12.8 \mathrm{~V})$ |  |
| $($ NO LOAD $)$ |  |$\quad \mathrm{K}=1 / 32$

## Product Description

The BCM6123xD1E1368yzz is a high-efficiency Bus Converter, operating from a 260 to $410 V_{D C}$ primary bus to deliver an isolated, ratiometric secondary voltage from 8.1 to $12.8 \mathrm{~V}_{\mathrm{DC}}$.

The BCM6123xD1E1368yzz offers low noise, fast transient response, and industry leading efficiency and power density. In addition, it provides an AC impedance beyond the bandwidth of most downstream regulators, allowing input capacitance normally located at the input of a PoL regulator to be located at the primary side of the $B C M$. With a primary to secondary $K$ factor of $1 / 32$, that capacitance value can be reduced by a factor of $1024 x$, resulting in savings of board area, material and total system cost.
Leveraging the thermal and density benefits of Vicor ChiP packaging technology, the BCM offers flexible thermal management options with very low top and bottom side thermal impedances. Thermally-adept ChiP-based power components enable customers to achieve low cost power system solutions with previously unattainable system size, weight and efficiency attributes quickly and predictably.

This product can operate in the reverse direction, at full rated current, after being previously started in the forward direction.

Typical Applications


## BCM6123xD1E1368y00 at point-of-load



BCM6123xD1E1368y01 at point-of-load

Typical Applications (Cont.)


3-phase AC to point-of-load (3-phase AIM ${ }^{\text {TM }}+$ BCM6123xD1E1368yzz)

## Pin Configuration



## Pin Descriptions

| Power Pins |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | Signal Name | Type | Function |
| 11, J1, K1, L1 | $+\mathrm{V}_{\text {PRI }}$ | PRIMARY POWER | Positive primary transformer power terminal |
| L'2 | $-\mathrm{V}_{\text {PRI }}$ | PRIMARY POWER RETURN | Negative primary transformer power terminal |
| $\begin{gathered} \text { A1, D1, E1, H1, A'2, } \\ D^{\prime} 2, E^{\prime} 2, H^{\prime} 2 \end{gathered}$ | $+\mathrm{V}_{\text {SEC }}$ | SECONDARY POWER | Positive secondary transformer power terminal |
| $\begin{gathered} B 1, C 1, F 1, G 1 \\ B^{\prime} 2, C^{\prime} 2, F^{\prime} 2, G^{\prime} 2 \end{gathered}$ | $-\mathrm{V}_{\text {SEC }}{ }^{[b]}$ | SECONDARY POWER RETURN | Negative secondary transformer power terminal |
| Analog Control Signal Pins |  |  |  |
| Pin Number | Signal Name | Type | Function |
| I'2 | TM | OUTPUT | Temperature Monitor; primary side referenced signals |
| J'2 | EN | INPUT | Enables and disables power supply; primary side referenced signals |
| K'2 | VAUX | OUTPUT | Auxiliary Voltage Source; primary side referenced signals |
| PMBus ${ }^{\circledR}$ Control Signal Pins |  |  |  |
| Pin Number | Signal Name | Type | Function |
| I'2 | SER-OUT | OUTPUT | UART transmit pin; Primary side referenced signals |
| J'2 | EN | INPUT | Enables and disables power supply; Primary side referenced signals |
| K'2 | SER-IN | INPUT | UART receive pin; Primary side referenced signals |

[^0]
## Part Ordering Information

| Part Number | Temperature Grade | Option |  |
| :---: | :---: | :---: | :---: |
| BCM6123TD1E1368T00 |  | $\mathbf{0}=$ Analog Control |  |
| BCM6123TD1E1368T01 |  | $\mathbf{1}=$ PMBus $^{\circledR}$ Control |  |
| BCM6123TD1E1368T0R |  | $\mathbf{T}=-40$ to $125^{\circ} \mathrm{C}$ | $\mathbf{R}=$ Reversible Analog Control |
| BCM6123TD1E1368T0P |  | $\mathbf{P}=$ Reversible PMBus Control |  |
|  |  |  |  |

All products shipped in JEDEC standard high-profile ( $0.400^{\prime \prime}$ thick) trays (JEDEC Publication 95, Design Guide 4.10).

## Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

| Parameter | Comments | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $+\mathrm{V}_{\text {PRI_DC }}$ to $-\mathrm{V}_{\text {PRI_DC }}$ |  | -1 | 480 | V |
| $V_{\text {PRI_DC }}$ or $V_{\text {SEC_DC }}$ Slew Rate (Operational) |  |  | 1 | V/ $/ \mathrm{S}$ |
| $+\mathrm{V}_{\text {SEC_DC }}$ to $-\mathrm{V}_{\text {SEC_D }}$ |  | -1 | 15 | V |
| TM/SER-OUT to - $\mathrm{V}_{\text {PRI_DC }}$ |  | -0.3 | 4.6 | V |
| EN to - $\mathrm{V}_{\text {PRI_DC }}$ |  |  | 5.5 | V |
| VAUX/SER-IN to - $\mathrm{V}_{\text {PRI_DC }}$ |  |  | 4.6 | V |

## Electrical Specifications

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade). All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General Powertrain PRIMARY to SECONDARY Specification (Forward Direction) |  |  |  |  |  |  |
| Primary Input Voltage Range (Continuous) | $V_{\text {PRI_DC }}$ |  | 260 |  | 410 | V |
| $\mathrm{V}_{\text {PRI }} \mu$ Controller | $V_{\mu C \_A C t i v e ~}$ | $V_{\text {PRI_DC }}$ voltage where $\mu \mathrm{C}$ is initialized, (i.e., VAUX = Low, powertrain inactive) |  |  | 130 | V |
| PRI to SEC Input Quiescent Current | lpRI_Q | Disabled, EN Low, VPRI_DC $=384 \mathrm{~V}$ |  | 2 |  | mA |
|  |  | $\mathrm{T}_{\text {INTERNAL }} \leq 100^{\circ} \mathrm{C}$ |  |  | 4 |  |
| PRI to SEC No-Load Power Dissipation | $P_{\text {PRI_NL }}$ | $\mathrm{V}_{\text {PRI_DC }}=384 \mathrm{~V}, \mathrm{~T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ |  | 9.3 | 13 | W |
|  |  | $V_{\text {PRI_DC }}=384 \mathrm{~V}$ | 5 |  | 20 |  |
|  |  | $V_{\text {PRI_DC }}=260-410 \mathrm{~V}, \mathrm{~T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ |  |  | 16 |  |
|  |  | $V_{\text {PRI_DC }}=260-410 \mathrm{~V}$ |  |  | 22 |  |
| PRI to SEC Inrush Current Peak | $I_{\text {PRI_INR_PK }}$ | $\begin{aligned} & V_{\text {PRI_DC }}=410 \mathrm{~V}, C_{\text {SEC_EXT }}=1000 \mu F, \\ & R_{\text {LOAD_SEC }}=50 \% \text { of full-load current } \end{aligned}$ |  | 10 |  | A |
|  |  | $\mathrm{T}_{\text {INTERNAL }} \leq 100^{\circ} \mathrm{C}$ |  |  | 15 |  |
| DC Primary Input Current | $\mathrm{IPRİIN} \mathrm{\_DC}$ | At $\mathrm{I}_{\text {SEC_OUT_DC }}=68 \mathrm{~A}, \mathrm{~T}_{\text {INTERNAL }} \leq 100^{\circ} \mathrm{C}$ |  |  | 2.2 | A |
| Transformation Ratio | K | Primary to secondary, $\mathrm{K}=\mathrm{V}_{\text {SEC_DC }} / \mathrm{V}_{\text {PRI_DC }}$, at no load |  | 1/32 |  | VN |
| Secondary Output Current (Continuous) | $I_{\text {SEC_OUT_DC }}$ |  |  |  | 68 | A |
| Secondary Output Current (Pulsed) | ISEC_OUT_PULSE | 10 ms pulse, $25 \%$ duty cycle, $\mathrm{I}_{\text {SEC_OUT_AVG }} \leq 50 \%$ of rated $\mathrm{I}_{\text {SEC_OUT_DC }}$ |  |  | 91 | A |
| Secondary Output Power (Continuous) | PSEC_OUT_DC | Specified at $\mathrm{V}_{\text {PRI_DC }}=410 \mathrm{~V}$ |  |  | 800 | W |
| Secondary Output Power (Pulsed) | PSEC_OUT_PULSE | Specified at $\mathrm{V}_{\text {PRI_DC }}=410 \mathrm{~V}$; 10 ms pulse, $25 \%$ duty cycle, $\mathrm{P}_{\text {SEC_AVG }} \leq 50 \%$ of rated $\mathrm{P}_{\text {SEC_OUt_DC }}$ |  |  | 1100 | W |
| PRI to SEC Efficiency (Ambient) | $\eta_{\text {AMB }}$ | $\mathrm{V}_{\text {PRI_DC }}=384 \mathrm{~V}, \mathrm{I}_{\text {SEC_OUT_DC }}=68 \mathrm{~A}$ | 96.2 | 97.2 |  | \% |
|  |  | $V_{\text {PRI_DC }}=260-410 \mathrm{~V}$, $I_{\text {SEC_OUT_DC }}=68 \mathrm{~A}$ | 95.7 |  |  |  |
|  |  | $V_{\text {PRI_DC }}=384 \mathrm{~V}$, $\mathrm{I}_{\text {SEC_OUT_DC }}=34 \mathrm{~A}$ | 96.3 | 97 |  |  |
| PRI to SEC Efficiency (Hot) | $\eta_{\text {HOT }}$ | $V_{\text {PRI_DC }}=384 \mathrm{~V}, I_{\text {SEC_OUT_DC }}=68 \mathrm{~A}$ | 96 | 97 |  | \% |
| PRI to SEC Efficiency (Over Load Range) | $\eta_{20 \%}$ | $13.6 \mathrm{~A}<\mathrm{I}_{\text {SEC_OUT_DC }}<68 \mathrm{~A}$ | 90 |  |  | \% |
| PRI to SEC Output Resistance | $\mathrm{R}_{\text {SEC_COLD }}$ | $V_{\text {PRI_DC }}=384 \mathrm{~V}, I_{\text {SEC_OUT_DC }}=68 \mathrm{~A}, \mathrm{~T}_{\text {INTERNAL }}=-40^{\circ} \mathrm{C}$ | 1.0 | 1.65 | 2.2 | $m \Omega$ |
|  | $\mathrm{R}_{\text {SEC_AMB }}$ | $V_{\text {PRI_DC }}=384 \mathrm{~V}, I_{\text {SEC_OUT_DC }}=68 \mathrm{~A}$ | 1.6 | 2.3 | 2.9 |  |
|  | $\mathrm{R}_{\text {SEC_HOT }}$ | $V_{\text {PRI_DC }}=384 \mathrm{~V}, \mathrm{I}_{\text {SEC_OUT_DC }}=68 \mathrm{~A}, \mathrm{~T}_{\text {INTERNAL }}=100^{\circ} \mathrm{C}$ | 2.3 | 2.9 | 3.4 |  |
| Switching Frequency | $\mathrm{F}_{\text {SW }}$ | Frequency of the output voltage ripple $=2 \times \mathrm{F}_{\text {SW }}$ | 0.97 | 1.03 | 1.09 | MHz |
| Secondary Output Voltage Ripple | $V_{\text {SEC_OUT_PP }}$ | $\begin{aligned} & C_{\text {SEC_EXT }}=0 \mu F_{,} I_{\text {SEC_OUT_DC }}=68 \mathrm{~A}, V_{\text {PRI_DC }}=384 \mathrm{~V}, \\ & 20 \mathrm{MHz} \text {, } \end{aligned}$ |  | 210 |  | mV |
|  |  | $\mathrm{T}_{\text {INTERNAL }} \leq 100^{\circ} \mathrm{C}$ |  |  | 300 |  |
| Primary Input Leads Inductance (Parasitic) | LPRI_IN_LEADS | Frequency 2.5 MHz (double switching frequency), simulated lead model |  | 7 |  | nH |
| Secondary Output Leads Inductance (Parasitic) | Lsec_out_leads | Frequency 2.5 MHz (double switching frequency), simulated lead model |  | 0.64 |  | nH |
| Primary Input Series Inductance (Internal) | LIN_INT | Reduces the need for input decoupling inductance in BCM arrays |  | 1.2 |  | $\mu \mathrm{H}$ |

## Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade). All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General Powertrain PRIMARY to SECONDARY Specification (Forward Direction) Cont. |  |  |  |  |  |  |
| Effective Primary Capacitance (Internal) | $\mathrm{C}_{\text {PRIINT }}$ | Effective value at $384 \mathrm{~V}_{\text {PRI_DC }}$ |  | 0.25 |  | $\mu \mathrm{F}$ |
| Effective Secondary Capacitance (Internal) | $\mathrm{C}_{\text {SEC_INT }}$ | Effective value at $12 \mathrm{~V}_{\text {SEC_D }}$ |  | 104 |  | $\mu \mathrm{F}$ |
| Rated Secondary Output Capacitance (External) | $\mathrm{C}_{\text {SEC_OUT_EXT }}$ | Excessive capacitance may drive module into short-circuit protection |  |  | 1000 | $\mu \mathrm{F}$ |
| Rated Secondary Output Capacitance (External), Parallel Array Operation | Csec_out_Aext | $\mathrm{C}_{\text {sec_out_Aext }} \mathrm{Max}=\mathrm{N} \bullet 0.5 \cdot \mathrm{C}_{\text {SEC_OUt_EXt max, }}$ where $\mathrm{N}=$ the number of units in parallel |  |  |  |  |
| Powertrain Protection PRIMARY to SECONDARY (Forward Direction) |  |  |  |  |  |  |
| Auto Restart Time | $\mathrm{t}_{\text {AUto_RESTART }}$ | Start up into a persistent fault condition. Non-latching fault detection given $\mathrm{V}_{\text {PRI_DC }}>\mathrm{V}_{\text {PRI_UVLO }}+$ | 292.5 |  | 357.5 | ms |
| Primary Overvoltage Lockout Threshold | $\mathrm{V}_{\text {PRI_OVLO }}+$ |  | 420 | 434.5 | 450 | V |
| Primary Overvoltage Recovery Threshold | $\mathrm{V}_{\text {PRI_OVLO- }}$ |  | 410 | 424 | 440 | V |
| Primary Overvoltage Lockout Hysteresis | $\mathrm{V}_{\text {PRI_OVLO_HST }}$ |  |  | 10.5 |  | V |
| Primary Overvoltage Lockout Response Time | terlovio |  |  | 100 |  | $\mu \mathrm{s}$ |
| Secondary Soft-Start Time | $\mathrm{t}_{\text {SEC_Soft-StART }}$ | From powertrain active; fast current limit protection disabled during soft start |  | 1 |  | ms |
| Secondary Output Overcurrent Trip Threshold | $\mathrm{I}_{\text {SEC_OUT_OCP }}$ |  | 75 | 85 | 110 | A |
| Secondary Output Overcurrent Response Time Constant | $\mathrm{t}_{\text {SEC_OUT_OCP }}$ | Effective internal RC filter |  | 3 |  | ms |
| Secondary Output Short-Circuit Protection Trip Threshold | $\mathrm{ISEC}_{\text {_OUT_SCP }}$ |  | 105 |  |  | A |
| Secondary Output Short-Circuit Protection Response Time | $\mathrm{t}_{\text {SEC_OUT_SCP }}$ |  |  | 1 |  | $\mu \mathrm{s}$ |
| Overtemperature Shut-Down Threshold | $\mathrm{t}_{\text {OTP+ }}$ | Temperature sensor located inside controller IC | 125 |  |  | ${ }^{\circ} \mathrm{C}$ |

## Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Powertrain Supervisory Limits PRIMARY to SECONDARY (Forward Direction) |  |  |  |  |  |  |
| Primary Overvoltage Lockout Threshold | $\mathrm{V}_{\text {PRI_OVLO }}+$ |  | 420 | 434.5 | 450 | V |
| Primary Overvoltage Recovery Threshold | $\mathrm{V}_{\text {PRI_OVLO- }}$ |  | 410 | 424 | 440 | V |
| Primary Overvoltage Lockout Hysteresis | $\mathrm{V}_{\text {PRI_OVLO_HYST }}$ |  |  | 10.5 |  | V |
| Primary Overvoltage Lockout Response Time | tpri_ovio |  |  | 100 |  | $\mu \mathrm{s}$ |
| Primary Undervoltage Lockout Threshold | $\mathrm{V}_{\text {PRIUVLIO- }}$ |  | 195 | 221 | 250 | V |
| Primary Undervoltage Recovery Threshold | $\mathrm{V}_{\text {PRI_UVLO+ }}$ |  | 225 | 243 | 255 | V |
| Primary Undervoltage Lockout Hysteresis | $\mathrm{V}_{\text {PRI_UVLO_HYST }}$ |  |  | 15 |  | V |
| Primary Undervoltage Lockout Response Time | $t_{\text {PRI_UVLO }}$ |  |  | 100 |  | $\mu s$ |
| Primary-to-Secondary Start-Up Delay | terl_t_SEC_Delay | From $\mathrm{V}_{\text {PRI_DC }}=\mathrm{V}_{\text {PRI_UVLO+ }}$ to powertrain active, EN floating (i.e., one-time start-up delay from application of $\mathrm{V}_{\text {PRI_DC }}$ to $\mathrm{V}_{\text {SEC_DC }}$ ) |  | 20 |  | ms |
| Secondary Output Overcurrent Trip Threshold | ISEC_OUT_OCP |  | 75 | 85 | 110 | A |
| Secondary Output Overcurrent Response Time Constant | $\mathrm{t}_{\text {SEC_OUT_OCP }}$ | Effective internal RC filter |  | 3 |  | ms |
| Overtemperature Shut-Down Threshold | $\mathrm{t}_{\text {OTP+ }}$ | Temperature sensor located inside controller IC | 125 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Overtemperature Recovery Threshold | $\mathrm{t}_{\text {otp }}$ |  | 105 | 110 | 115 | ${ }^{\circ} \mathrm{C}$ |
| Undertemperature Shut-Down Threshold | tutp | Temperature sensor located inside controller IC; Protection not available for M-Grade units. |  |  | -45 | ${ }^{\circ} \mathrm{C}$ |
| Undertemperature Restart Time | tutp_restart | Start up into a persistent fault condition. Non-latching fault detection given $V_{\text {PRI_DC }}>\mathrm{V}_{\text {PRI_UVLO }+}$ |  | 3 |  | s |

## Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General Powertrain SECONDARY to PRIMARY Specification (Reverse Direction) |  |  |  |  |  |  |
| Secondary Input Voltage Range (Continuous) | $V_{\text {SEC _ }}$ DC |  | 8.1 |  | 12.8 | V |
| SEC to PRI No-Load Power Dissipation | $P_{\text {SEC }}$ NL | $\mathrm{V}_{\text {SEC_DC }}=12 \mathrm{~V}, \mathrm{~T}_{\text {Internal }}=25^{\circ} \mathrm{C}$ |  | 9.3 | 13 | W |
|  |  | $V_{\text {SEC_DC }}=12 \mathrm{~V}$ | 5 |  | 20 |  |
|  |  | $\mathrm{V}_{\text {SEC_DC }}=8.1-12.8 \mathrm{~V}, \mathrm{~T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ |  |  | 16 |  |
|  |  | $\mathrm{V}_{\text {SEC_DC }}=8.1-12.8 \mathrm{~V}$ |  |  | 22 |  |
| DC Secondary Input Current | $\mathrm{I}_{\text {SEC_IN_DC }}$ | At IPRI IDC $=2.1 \mathrm{~A}, \mathrm{~T}_{\text {INTERNAL }} \leq 100^{\circ} \mathrm{C}$ |  |  | 70 | A |
| Primary Output Power (Continuous) | PPRI_OUT_DC | Specified at $\mathrm{V}_{\text {SEC_DC }}=12.8 \mathrm{~V}$ |  |  | 800 | W |
| Primary Output Power (Pulsed) | $\mathrm{P}_{\text {PRI_OUT_PULSE }}$ | Specified at $\mathrm{V}_{\text {SEC_DC }}=12.8 \mathrm{~V} ; 10 \mathrm{~ms}$ pulse, $25 \%$ duty cycle, $\mathrm{P}_{\text {PRI_AVG }} \leq 50 \%$ of rated $\mathrm{P}_{\text {PRI_OUt_DC }}$ |  |  | 1100 | W |
| Primary Output Current (Continuous) | IPRI_OUT_DC |  |  |  | 2.1 | A |
| Primary Output Current (Pulsed) | lprl_OUT_PULSE | 10 ms pulse, $25 \%$ duty cycle, $\mathrm{I}_{\text {PRI_OUT_AVG }} \leq 50 \%$ of rated IPRI_OUT_DC |  |  | 2.9 | A |
| SEC to PRI Efficiency (Ambient) | $\eta_{\text {AMB }}$ | $\mathrm{V}_{\text {SEC_DC }}=12 \mathrm{~V}, \mathrm{I}_{\text {PRI_OUT_DC }}=2.1 \mathrm{~A}$ | 96.2 | 97.2 |  | \% |
|  |  | $\mathrm{V}_{\text {SEC_DC }}=8.1-12.8 \mathrm{~V}, \mathrm{I}_{\text {PRI_OUT_DC }}=2.1 \mathrm{~A}$ | 95.6 |  |  |  |
|  |  | $V_{\text {SEC_DC }}=12 \mathrm{~V}$, IPRI_OUT_DC $=1.05 \mathrm{~A}$ | 96.3 | 97 |  |  |
| SEC to PRI Efficiency (Hot) | $\eta_{\text {нот }}$ | $V_{\text {SEC_DC }}=12 \mathrm{~V}, \mathrm{I}_{\text {PRI_OUT_DC }}=2.1 \mathrm{~A}$ | 96 | 97 |  | \% |
| SEC to PRI Efficiency (Over Load Range) | $\eta_{20 \%}$ | $0.47 \mathrm{~A}<$ IPRI_OUt_DC $<2.1$ A | 90 |  |  | \% |
| SEC to PRI Output Resistance | $\mathrm{R}_{\text {PRI_COLD }}$ | $\mathrm{V}_{\text {SEC_DC }}=12 \mathrm{~V}, \mathrm{IPRIOOUT}$-DC $=2.1 \mathrm{~A}, \mathrm{~T}_{\text {INTERNAL }}=-40^{\circ} \mathrm{C}$ | 2000 | 3300 | 4300 | $m \Omega$ |
|  | $\mathrm{R}_{\text {PRI_AMB }}$ | $V_{\text {SEC_DC }}=12 \mathrm{~V}, \mathrm{I}_{\text {PRI_OUT_DC }}=2.1 \mathrm{~A}$ | 3200 | 3950 | 4900 |  |
|  | $\mathrm{R}_{\text {PRI_HOT }}$ | $\mathrm{V}_{\text {SEC_DC }}=12 \mathrm{~V}, \mathrm{IPRIOOUT}$-DC $=2.1 \mathrm{~A}, \mathrm{~T}_{\text {INTERNAL }}=100^{\circ} \mathrm{C}$ | 4000 | 4600 | 5300 |  |
| Primary Output Voltage Ripple | $V_{\text {PrI_OUT_PP }}$ | $\begin{aligned} & C_{\text {PRIIOUT_EXT }}=0 \mu F_{,} I_{\text {PRI_OUT_DC }}=2.1 \mathrm{~A}, \\ & V_{\text {SEC_DC }}=12 \mathrm{~V}, 20 \mathrm{MHz} B W \end{aligned}$ |  | 6700 |  | mV |
|  |  | $\mathrm{T}_{\text {Internal }} \leq 100^{\circ} \mathrm{C}$ |  |  | 9600 |  |

## Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Protection SECONDARY to PRIMARY (Reverse Direction) |  |  |  |  |  |  |
| Secondary Overvoltage Lockout Threshold | $\mathrm{V}_{\text {SEC_OVLO+ }}$ | Module latched shut down with $\mathrm{V}_{\text {PRI_DC }}<\mathrm{V}_{\text {PRI_UVLO-_R }}$ | 13.1 | 13.6 | 14.1 | V |
| Secondary Overvoltage Lockout Response Time | tpri_ovio |  |  | 100 |  | $\mu \mathrm{s}$ |
| Secondary Undervoltage Lockout Threshold | $V_{\text {SEC _ UVLo- }}$ | Module latched shut down with $\mathrm{V}_{\text {PRI_DC }}<\mathrm{V}_{\text {PRI_UVLO-_R }}$ | 3.4 | 3.75 | 4.1 | V |
| Secondary Undervoltage Lockout Response Time | $\mathrm{t}_{\text {SEC_UVLO }}$ |  |  | 100 |  | $\mu \mathrm{s}$ |
| Primary Undervoltage Lockout Threshold | $V_{\text {PrI_UVLO-_R }}$ | Applies only to reversible products in forward and in reverse direction; $I_{\text {PRI_DC }} \leq 20 \%$ while <br> $V_{\text {PRI_UVLO-_R }}<V_{\text {PRI_DC }}<V_{\text {PRI_MIN }}$ | 110 | 120 | 130 | V |
| Primary Undervoltage Recovery Threshold | $V_{\text {PRI_UVLO+_R }}$ | Applies only to reversible products in forward and in reverse direction | 120 | 130 | 150 | V |
| Primary Undervoltage Lockout Hysteresis | $V_{\text {PRI_UVLO_HYST_R }}$ | Applies only to reversible products in forward and in reverse direction |  | 10 |  | V |
| Primary Output Overcurrent Trip Threshold | IPRIOOUT _OCP | Module latched shut down with $\mathrm{V}_{\text {PRI_DC }}<\mathrm{V}_{\text {PRILUVLO-_R }}$ | 2.3 | 2.7 | 3.4 | A |
| Primary Output Overcurrent Response Time Constant | trRI_OUT_OCP | Effective internal RC filter |  | 3 |  | ms |
| Primary Short Circuit Protection Trip Threshold | $I_{\text {PRI_SCP }}$ | Module latched shut down with $\mathrm{V}_{\text {PRI_DC }}<\mathrm{V}_{\text {PRI_UVLO-_R }}$ | 3.3 |  |  | A |
| Primary Short Circuit Protection Response Time | $\mathrm{t}_{\text {PRI_SCP }}$ |  |  | 1 |  | $\mu \mathrm{s}$ |

## Operating Area



Figure 1 - Specified thermal operating area


Figure 2 - Specified electrical operating area using rated $R_{\text {SEC_HOT }}$


Figure 3 - Specified primary start up into load current and external capacitance

## Analog Control Signal Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

## Temperature Monitor

- The TM pin is a standard analog I/O configured as an output from an internal $\mu \mathrm{C}$.
- The TM pin monitors the internal temperature of the controller IC within an accuracy of $\pm 5^{\circ} \mathrm{C}$.
- $\mu \mathrm{C} 250 \mathrm{kHz}$ PWM output internally pulled high to 3.3 V .

| Signal Type | State | Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Output | Start Up | Powertrain Active to TM Time | $\mathrm{t}_{\text {TM }}$ |  |  | 100 |  | $\mu \mathrm{s}$ |
|  | Regular Operation | TM Duty Cycle | TM ${ }_{\text {PWM }}$ |  | 18.18 |  | 68.18 | \% |
|  |  | TM Current | $I_{\text {TM }}$ |  |  |  | 4 | mA |
|  |  | Recommended external filtering |  |  |  |  |  |  |
|  |  | TM Capacitance (External) | $\mathrm{C}_{\text {TM_EXT }}$ | Recommended External filtering |  | 0.01 |  | $\mu \mathrm{F}$ |
|  |  | TM Resistance (External) | $\mathrm{R}_{\text {TM_EXT }}$ | Recommended External filtering |  | 1 |  | $k \Omega$ |
|  |  | Specifications using recommended filter |  |  |  |  |  |  |
|  |  | TM Gain | $A_{\text {TM }}$ |  |  | 10 |  | $m V /{ }^{\circ} \mathrm{C}$ |
|  |  | TM Voltage Reference | $\mathrm{V}_{\text {TM_AMB }}$ | Internal temperature $=27^{\circ} \mathrm{C}$ |  | 1.27 |  | V |
|  |  | TM Voltage Ripple | $V_{\text {TM_PP }}$ | $\begin{aligned} & \mathrm{R}_{\text {TM_EXT }}=1 \mathrm{k} \Omega, C_{\text {TM_EXT }}=0.01 \mu \mathrm{~F}, \\ & \mathrm{~V}_{\text {PRI_DC }}=384 \mathrm{~V}, \mathrm{I}_{\text {SEC_DC }}=68 \mathrm{~A} \end{aligned}$ |  | 28 |  | mV |
|  |  |  |  | $\mathrm{T}_{\text {INTERNAL }} \leq 100^{\circ} \mathrm{C}$ |  |  | 40 |  |

## Enable / Disable Control

- The EN pin is a standard analog I/O configured as an input to an internal $\mu \mathrm{C}$.
- It is internally pulled high to 3.3 V .
- When held low, the BCM internal bias will be disabled and the powertrain will be inactive.
- In an array of BCMs, EN pins should be interconnected to synchronize start up.
- The BCM has a built-in minimum restart time. After a disable event, the BCM EN voltage will not be asserted again for $\mathrm{t}_{\text {AUTo_restart }}$.

| Signal Type | State | Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input | Start Up | EN to Powertrain Active Time | $\mathrm{t}_{\text {En_start }}$ | $V_{\text {PRI_DC }}>V_{\text {PRI_UVLO }}$, EN held low both conditions satisfied for T > tprI_UVLO+_DELAY |  | 250 |  | $\mu s$ |
|  | Regular Operation | EN Voltage Threshold | $\mathrm{V}_{\text {EN_TH }}$ |  | 2.3 |  |  | V |
|  |  | EN Resistance (Internal) | $\mathrm{R}_{\text {En_INt }}$ | Internal pull-up resistor |  | 1.5 |  | k $\Omega$ |
|  |  | EN Disable Threshold | $V_{\text {EN_disable_th }}$ |  |  |  | 1 | $\checkmark$ |

## Analog Control Signal Characteristics (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

## Auxiliary Voltage Source

- The VAUX pin is a standard analog I/O configured as an output from an internal $\mu \mathrm{C}$.
- VAUX is internally connected to $\mu \mathrm{C}$ output and internally pulled high to a 3.3 V regulator with $2 \%$ tolerance, a $1 \%$ resistor of $1.5 \mathrm{k} \Omega$.
- VAUX can be used as a "Ready to process full power" flag. This pin transitions VAUX voltage after a 2 ms delay from the start of powertrain activating, signaling the end of soft start.
- VAUX can be used as "Fault flag". This pin is pulled low internally when a fault protection is detected.

| Signal Type | State | Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Output | Start Up | Powertrain Active to VAUX Time | tvaux | Powertrain active to VAUX High |  | 2 |  | ms |
|  | Regular Operation | VAUX Voltage | $\mathrm{V}_{\text {vaux }}$ |  | 2.8 |  | 3.3 | V |
|  |  | VAUX Available Current | $I_{\text {vaux }}$ |  |  |  | 4 | mA |
|  |  | VAUX Voltage Ripple | $V_{\text {VAux_PP }}$ |  |  | 50 |  | mV |
|  |  |  |  | $\mathrm{T}_{\text {Internal }} \leq 100^{\circ} \mathrm{C}$ |  |  | 100 |  |
|  |  | VAUX Capacitance (External) | $C_{\text {vaux_EXT }}$ |  |  |  | 0.01 | $\mu \mathrm{F}$ |
|  |  | VAUX Resistance (External) | Ryaux_Ext | $V_{\text {PRI_DC }}<V_{\text {HC_ACTIVE }}$ | 1.5 |  |  | $\mathrm{k} \Omega$ |
|  | Fault | VAUX Fault Response Time | tvaux_fr | From fault to $\mathrm{V}_{\text {VAUX }}=2.8 \mathrm{~V}, \mathrm{C}_{\text {vaux }}=0 \mathrm{pF}$ |  | 10 |  | $\mu s$ |

## PMBus ${ }^{\circledR}$ Control Signal Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

## UART SER-IN / SER-OUT Pins

- Universal Asynchronous Receiver/Transmitter (UART) pins.
- The BCM communication version is not intended to be used without a Digital Supervisor.
- Isolated ${ }^{2}$ C communication and telemetry is available when using Vicor Digital Isolator and Vicor Digital Supervisor. Please see specific product data sheet for more details.
- UART SER-IN pin is internally pulled high using a $1.5 \mathrm{k} \Omega$ to 3.3 V .

| Signal Type | State | Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General I/O | Regular Operation | Baud Rate | $\mathrm{BR}_{\text {UART }}$ | Rate |  | 750 |  | Kbit/s |
| Digital Input |  | SER-IN Pin |  |  |  |  |  |  |
|  |  | SER-IN Input Voltage Range | $\mathrm{V}_{\text {SER-IN_IH }}$ |  | 2.3 |  |  | V |
|  |  |  | $\mathrm{V}_{\text {SER-IN_IL }}$ |  |  |  | 1 | V |
|  |  | SER-IN Rise Time | $\mathrm{t}_{\text {SER-IN_RISE }}$ | 10-90\% |  | 400 |  | ns |
|  |  | SER-IN Fall Time | $t_{\text {SER-IN_FALL }}$ | 10-90\% |  | 25 |  | ns |
|  |  | SER-IN R PULLUP | $\mathrm{R}_{\text {SER-IN_PLP }}$ | Pull up to 3.3 V |  | 1.5 |  | $k \Omega$ |
|  |  | SER-IN External Capacitance | $\mathrm{C}_{\text {SER-IN_EXT }}$ |  |  |  | 400 | pF |
| Digital Output |  | SER-OUT Pin |  |  |  |  |  |  |
|  |  | SER-OUT Output Voltage Range | $\mathrm{V}_{\text {SER-OUT_OH }}$ | $0 \mathrm{~mA} \geq \mathrm{I}_{\mathrm{OH}} \geq-4 \mathrm{~mA}$ | 2.8 |  |  | V |
|  |  |  | V SER-OUT_OL | $0 \mathrm{~mA} \leq \mathrm{l}_{\mathrm{OL}} \leq 4 \mathrm{~mA}$ |  |  | 0.5 | V |
|  |  | SER-OUT Rise Time | $\mathrm{t}_{\text {SER-OUT_RISE }}$ | 10-90\% |  | 55 |  | ns |
|  |  | SER-OUT Fall Time | $\mathrm{t}_{\text {SER-OUT_FALL }}$ | 10-90\% |  | 45 |  | ns |
|  |  | SER-OUT Source Current | $I_{\text {SER-OUT }}$ | $\mathrm{V}_{\text {SER-OUT }}=2.8 \mathrm{~V}$ |  |  | 6 | mA |
|  |  | SER-OUT Output Impedance | $Z_{\text {SER-OUT }}$ |  |  | 120 |  | $\Omega$ |

## Enable / Disable Control

- The EN pin is a standard analog I/O configured as an input to an internal $\mu \mathrm{C}$.
- It is internally pulled high to 3.3 V .
- When held low, the BCM internal bias will be disabled and the powertrain will be inactive.
- In an array of BCMs, EN pins should be interconnected to synchronize start up.
- PMBus ON/OFF command has no effect if the BCM EN pin is not in the active state. This BCM has active high EN pin logic.

| Signal Type | State | Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Input | Start Up | EN to Powertrain Active Time | $\mathrm{t}_{\text {En_START }}$ | $V_{\text {PRI_DC }}>V_{\text {PRI_UVLO }}+$ EN held low both conditions satisfied for $\mathrm{t}>$ tpRI_UVLO+_DELAY |  | 250 |  | $\mu \mathrm{s}$ |
|  | Regular Operation | EN Voltage Threshold | $V_{\text {ENABLE }}$ |  | 2.3 |  |  | V |
|  |  | EN Resistance (Internal) | $\mathrm{R}_{\text {EN_INT }}$ | Internal pull-up resistor |  | 1.5 |  | $k \Omega$ |
|  |  | EN Disable Threshold | $\mathrm{V}_{\text {EN_DISABLE_TH }}$ |  |  |  | 1 | V |

## PMBus ${ }^{\circledR}$ Reported Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

## Monitored Telemetry

- The BCM communication version is not intended to be used without a Digital Supervisor.
- The current telemetry is only available in forward operation. The input and output current reported value is not supported in reverse operation.

| Attribute | Digital Supervisor PMBus Read Command | Accuracy (Rated Range) | Functional Reporting Range | Update Rate | Reported Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | (88h) READ_VIN | $\pm 5 \%$ (LL - HL) | 130-450V | 100 $\mu \mathrm{s}$ | $V_{\text {Actual }}=V_{\text {REPORTED }} \times 10^{-1}$ |
| Input Current | (89h) READ_IIN | $\begin{aligned} & \pm 20 \%(10-20 \% \text { of FL) } \\ & \pm 5 \%(20-133 \% \text { of } \mathrm{FL}) \end{aligned}$ | $0-2.9 \mathrm{~A}$ | 100 ${ }^{\text {s }}$ | $I_{\text {ACTUAL }}=I_{\text {REPORTED }} \times 10^{-3}$ |
| Output Voltage ${ }^{[b]}$ | (8Bh) READ_VOUT | $\pm 5 \%$ (LL - HL) | $4.25-14 \mathrm{~V}$ | 100 $\mu \mathrm{s}$ | $V_{\text {ACtUAL }}=V_{\text {REPORTED }} \times 10^{-1}$ |
| Output Current | (8Ch) READ_IOUT | $\begin{aligned} & \pm 20 \%(10-20 \% \text { of FL) } \\ & \pm 5 \%(20-133 \% \text { of FL) } \end{aligned}$ | 0-90.4A | 100 s | $I_{\text {ACtual }}=I_{\text {Reported }} \times 10^{-2}$ |
| Output Resistance | (D4h) READ_ROUT | $\begin{gathered} \pm 5 \%(50-100 \% \text { of } F L) \text { at NL } \\ \pm 10 \%(50-100 \% \text { of } F L)(\mathrm{LL}-\mathrm{HL}) \end{gathered}$ | $0.5-5 \mathrm{~m} \Omega$ | 100ms | $\mathrm{R}_{\text {ACtUAL }}=\mathrm{R}_{\text {REPORTED }} \times 10^{-5}$ |
| Temperature ${ }^{[c]}$ | (8Dh) READ_TEMPERATURE_1 | $\pm 7^{\circ} \mathrm{C}$ (Full Range) | -55 to $130^{\circ} \mathrm{C}$ | 100 ms | $\mathrm{T}_{\text {ACtual }}=\mathrm{T}_{\text {REPORTED }}$ |

${ }^{[b]}$ Default READ Output Voltage returned when unit is disabled $=-300 \mathrm{~V}$.
[c] Default READ Temperature returned when unit is disabled $=-273^{\circ} \mathrm{C}$.

## Variable Parameter

- Factory setting of all below Thresholds and Warning limits are $100 \%$ of listed protection values.
- Variables can be written only when module is disabled either EN pulled low or $\mathrm{V}_{\mathbb{I N}}<\mathrm{V}_{\mathbb{I N} \text { _uvio-. }}$.
- Module must remain in a disabled mode for 3 ms after any changes to the below variables allowing ample time to commit changes to EEPROM.

| Attribute | Digital Supervisor PMBus Command ${ }^{\text {[d] }}$ | Conditions / Notes | Accuracy (Rated Range) | Functional Reporting Range | Default Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input / Output Overvoltage Protection Limit | (55h) VIN_OV_FAULT_LIMIT | $\mathrm{V}_{\text {IN_ovLo- }}$ is automatically $3 \%$ lower than this set point | $\pm 5 \%(\mathrm{LL}-\mathrm{HL})$ | 130-435V | 100\% |
| Input / Output Overvoltage Warning Limit | (57h) VIN_OV_WARN_LIMIT |  | $\pm 5 \%(\mathrm{LL}-\mathrm{HL})$ | 130-435V | 100\% |
| Input / Output Undervoltage Protection Limit | (D7h) DISABLE_FAULTS | Can only be disabled to a preset default value | $\pm 5 \%(\mathrm{LL}-\mathrm{HL})$ | 130-260V | 100\% |
| Input Overcurrent Protection Limit | (5Bh) IIN_OC_FAULT_LIMIT |  | $\begin{aligned} & \pm 20 \%(10-20 \% \text { of } F L) \\ & \pm 5 \%(20-133 \% \text { of } F L) \end{aligned}$ | 0-2.810A | 100\% |
| Input Overcurrent Warning Limit | (5Dh) IIN_OC_WARN_LIMIT |  | $\begin{aligned} & \pm 20 \%(10-20 \% \text { of } \mathrm{FL}) \\ & \pm 5 \%(20-133 \% \text { of } \mathrm{FL}) \end{aligned}$ | 0-2.810A | 100\% |
| Overtemperature Protection Limit | (4Fh) OT_FAULT_LIMIT |  | $\pm 7^{\circ} \mathrm{C}$ (Full Range) | O-125 ${ }^{\circ} \mathrm{C}$ | 100\% |
| Overtemperature Warning Limit | (51h) OT_WARN_LIMIT |  | $\pm 7^{\circ} \mathrm{C}$ (Full Range) | O-125 ${ }^{\circ} \mathrm{C}$ | 100\% |
| Turn-On Delay | (60h) TON_DELAY | Additional time delay to the undervoltage start-up delay | $\pm 50 \mu \mathrm{~s}$ | $0-100 \mathrm{~ms}$ | Oms |

[d] Refer to Digital Supervisor datasheet for complete list of supported commands.

## BCM Timing Diagram



## High-Level Functional State Diagram



## Application Characteristics

Temperature controlled via top-side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (primary side to secondary side). See associated figures for general trend data.


Figure 4 - No-load power dissipation vs. $V_{\text {PRI_DC }}$


Figure 6 - Efficiency at $T_{\text {CASE }}=-40^{\circ} \mathrm{C}$


Figure 8-Efficiency at $T_{\text {CASE }}=25^{\circ} \mathrm{C}$


Figure 5 - Full-load efficiency vs. temperature; $V_{\text {PRI_DC }}$


Figure 7 - Power dissipation at $T_{\text {CASE }}=-40^{\circ} \mathrm{C}$


Figure 9 - Power dissipation at $T_{\text {CASE }}=25^{\circ} \mathrm{C}$

## Application Characteristics (Cont.)

Temperature controlled via top-side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (primary side to secondary side). See associated figures for general trend data.


Figure 10 - Efficiency at $T_{\text {CASE }}=90^{\circ} \mathrm{C}$


Figure 12 - $R_{S E C}$ vs. temperature; nominal $V_{\text {PRI_DC }}$ $I_{\text {SEC_DC }}=66.67 \mathrm{~A}$ at $T_{\text {CASE }}=90^{\circ} \mathrm{C}$


CH1 V $\mathrm{VEC}_{\text {: }} 50 \mathrm{mV} /$ div
$\mathrm{CH} 2 \mathrm{IPRI}_{\text {PIN }}: 400 \mathrm{~mA} / \mathrm{div}$

Timebase: 500ns/div

Figure 14 - Full-load secondary voltage and primary current ripple, 2.2 $\mu$ F CPRI_IN_EXT; $^{\prime}$ no external $C_{\text {SEC_OUT_EXT. }}$ Board-mounted module, scope setting: 20 MHz analog BW


Figure 11 - Power dissipation at $T_{\text {CASE }}=90^{\circ} \mathrm{C}$


Figure 13 - $V_{\text {SEC_OUT_PP }}$ VS. $I_{\text {SEC_DC }}$; no external $C_{\text {SEC_OUT_EXT. }}$ Board-mounted module, scope setting: 20 MHz analog BW

## Application Characteristics (Cont.)

Temperature controlled via top-side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (primary side to secondary side). See associated figures for general trend data.


Figure $15-0-68 \mathrm{~A}$ transient response: $C_{\text {PRI_IN_EXT }}=2.2 \mu F$, no external $C_{\text {SEC_OUT_EXT }}$


CH1 VPRI: 200V/div CH3 VAUX: 2V/div Timebase: $20 \mathrm{~ms} /$ div $\mathrm{CH} 2 \mathrm{~V}_{\text {SEC: }} 5 \mathrm{~V} / \mathrm{div} \quad \mathrm{CH} 4 \mathrm{EN}: 2 \mathrm{~V} / \mathrm{div}$
Figure 17 - Start up from application of $V_{\text {PRI_DC }}=384 \mathrm{~V}$, $50 \% I_{\text {SEC_OUT_DG }} 100 \%$ CEC_OUT_EXT


Figure 16 - $68-0 \mathrm{~A}$ transient response:
$C_{\text {PRI_IN_EXT }}=2.2 \mu F$, no external $C_{\text {SEC_OUT_EXT }}$


Figure 18 - Start up from application of EN with pre-applied
$V_{\text {PRI_DC }}=384 \mathrm{~V}, 50 \% I_{\text {SEC_OUT_DG }} 100 \%$ CEE_OUT_EXT

## General Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

| Attribute | Symbol | Conditions / Notes | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mechanical |  |  |  |  |  |  |
| Length | L |  | 60.87 [2.396] | 61.00 [2.402] | 61.13 [2.407] | mm [in] |
| Width | W |  | 24.76 [0.975] | 25.14 [0.990] | 25.52 [1.005] | mm [in] |
| Height | H |  | 7.11 [0.280] | 7.21 [0.284] | 7.31 [0.288] | mm [in] |
| Volume | Vol | Without heatsink |  | 11.06 [0.675] |  | $\mathrm{cm}^{3}\left[\mathrm{in}^{3}\right]$ |
| Weight | W |  |  | 41 [1.45] |  | g [oz] |
| Lead Finish |  | Nickel | 0.51 |  | 2.03 | $\mu \mathrm{m}$ |
|  |  | Palladium | 0.02 |  | 0.15 |  |
|  |  | Gold | 0.003 |  | 0.051 |  |
|  |  |  |  |  |  |  |
| Thermal |  |  |  |  |  |  |
| Operating Temperature | Tinternal | BCM6123xD1E1368yzz (T-Grade) | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | BCM6123xD1E1368yzz (M-Grade) | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance Top Side | $\theta_{\text {InT-Top }}$ | Estimated thermal resistance to maximum temperature internal component from isothermal top |  | 1.4 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Leads | $\theta_{\text {INT-LEADS }}$ | Estimated thermal resistance to maximum temperature internal component from isothermal leads |  | 2.0 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance Bottom Side | $\theta_{\text {int-botтом }}$ | Estimated thermal resistance to maximum temperature internal component from isothermal bottom |  | 1.9 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Capacity |  |  |  | 34 |  | Ws $/{ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  |  |  |
| Assembly |  |  |  |  |  |  |
| Storage Temperature |  | BCM6123xD1E1368yzz (T-Grade) | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | BCM6123xD1E1368yzz (M-Grade) | -65 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| ESD Withstand | ESD ${ }_{\text {нвм }}$ | Human Body Model, "ESDA / JEDEC JDS-001-2012" Class I-C (1kV to < 2kV) |  |  |  |  |
|  | ESD ${ }_{\text {CDM }}$ | Charge Device Model, "JESD 22-C101-E" Class II (200V to < 500V) |  |  |  |  |

## General Characteristics (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {INTERNAL }} \leq 125^{\circ} \mathrm{C}$ (T-Grade); All other specifications are at $\mathrm{T}_{\text {INTERNAL }}=25^{\circ} \mathrm{C}$ unless otherwise noted.

[e] Product is not intended for reflow solder attach.

## PMBus ${ }^{\circledR}$ System Diagram



The PMBus communication enabled bus converter provides accurate telemetry monitoring and reporting, threshold and warning limits adjustment, in addition to corresponding status flags.

The BCM internal $\mu \mathrm{C}$ is referenced to primary ground. The Digital Isolator allows UART communication interface with the host Digital Supervisor at typical speed of 750 kHz across the isolation barrier. One of the advantages of the Digital Isolator is its low power consumption. Each transmission channel is able to draw its internal bias circuitry directly from the input signal being transmitted to the output with minimal to no signal distortion.

The Digital Supervisor provides the host system $\mu \mathrm{C}$ with access to an array of up to four BCMs. This array is constantly polled for status by the Digital Supervisor. Direct communication to individual BCM is enabled by a page command. For example, the page ( $0 \times 00$ ) prior to a telemetry inquiry points to the Digital Supervisor data and pages ( $0 \times 01-0 \times 04$ ) prior to a telemetry inquiry points to the array of BCMs connected data. The Digital Supervisor constantly polls the BCM data through the UART interface.
The Digital Supervisor enables the PMBus compatible host interface with an operating bus speed of up to 400 kHz . The Digital Supervisor follows the PMBus command structure and specification.

Please refer to the Digital Supervisor data sheet for more details.

## BCM in a ChiptM



Figure 19 - BCM AC model

The BCM uses a high-frequency resonant tank to move energy from primary to secondary and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the primary voltage and the secondary current. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving high power density.
The BCM6123xD1E1368yzz can be simplified into the model shown in Figure 19.

At no load:

$$
\begin{equation*}
V_{S E C}=V_{P R I} \bullet K \tag{1}
\end{equation*}
$$

K represents the "turns ratio" of the BCM.
Rearranging Equation 1:

$$
\begin{equation*}
K=\frac{V_{S E C}}{V_{P R I}} \tag{2}
\end{equation*}
$$

In the presence of a load, $\mathrm{V}_{\text {SEC }}$ is represented by:

$$
\begin{equation*}
V_{S E C}=V_{P R I} \bullet K-I_{S E C} \bullet R_{S E C} \tag{3}
\end{equation*}
$$

and $I_{\text {SEC }}$ is represented by:

$$
\begin{equation*}
I_{S E C}=\frac{I_{P R I}-I_{P R I \_Q}}{K} \tag{4}
\end{equation*}
$$

$R_{\text {SEC }}$ represents the impedance of the BCM, and is a function of the $R_{D S \_}$on of the primary and secondary MOSFETs and the winding resistance of the power transformer. IPRI_Q represents the quiescent current of the BCM controller, gate drive circuitry and core losses.

The effective DC voltage transformer action provides additional interesting attributes. Assuming that $\mathrm{R}_{\text {SEC }}=0 \Omega$ and $I_{\text {PRI_Q }}=O A$, Equation 3 now becomes Equation 1 and is essentially load independent, resistor $R$ is now placed in series with $V_{\text {PRI }}$.


Figure $\mathbf{2 0}-K=1 / 32 B C M$ with series primary resistor

The relationship between $\mathrm{V}_{\text {PRI }}$ and $\mathrm{V}_{\text {SEC }}$ becomes:

$$
\begin{equation*}
V_{S E C}=\left(V_{P R I}-I_{P R I} \bullet R\right) \bullet K \tag{5}
\end{equation*}
$$

Substituting the simplified version of Equation 4
$\left(I_{\text {PRI_Q }}\right.$ is assumed $\left.=0 A\right)$ into Equation 5 yields:

$$
\begin{equation*}
V_{S E C}=V_{P R I} \bullet K-I_{S E C} \bullet R \bullet K^{2} \tag{6}
\end{equation*}
$$

This is similar in form to Equation 3, where $\mathrm{R}_{\text {SEC }}$ is used to represent the characteristic impedance of the BCM. However, in this case a real resistor, R on the primary side of the BCM is effectively scaled by $K^{2}$ with respect to the secondary.

Assuming that $R=1 \Omega$, the effective $R$ as seen from the secondary side is $1 \mathrm{~m} \Omega$, with $K=1 / 32$.

A similar exercise can be performed with the additon of a capacitor or shunt impedance at the primary of the BCM. A switch in series with $\mathrm{V}_{\text {PRI }}$ is added to the circuit. This is depicted in Figure 21.


Figure $\mathbf{2 1}$ - BCM with primary capacitor

A change in $\mathrm{V}_{\text {PRI }}$ with the switch closed would result in a change in capacitor current according to the following equation:

$$
\begin{equation*}
I_{C}(t)=C \frac{d V_{P R I}}{d t} \tag{7}
\end{equation*}
$$

Assume that with the capacitor charged to $V_{\text {PRI }}$, the switch is opened and the capacitor is discharged through the idealized BCM. In this case,

$$
\begin{equation*}
I_{C}=I_{S E C} \bullet K \tag{8}
\end{equation*}
$$

substituting Equation 1 and 8 into Equation 7 reveals:

$$
\begin{equation*}
I_{S E C}(t)=\frac{C}{K^{2}} \cdot \frac{d V_{S E C}}{d t} \tag{9}
\end{equation*}
$$

The equation in terms of the secondary has yielded a $\mathrm{K}^{2}$ scaling factor for $C$, specified in the denominator of the equation.

AK factor less than unity results in an effectively larger capacitance on the secondary when expressed in terms of the primary. With $K=1 / 32$ as shown in Figure 21, $C=1 \mu \mathrm{~F}$ would appear as $C=1024 \mu \mathrm{~F}$ when viewed from the secondary.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a BCM between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its $K$ factor squared. However, these benefits are not achieved if the series impedance of the BCM is too high. The impedance of the BCM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the BCM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low-loss core material at high frequencies also reduces core losses.
The two main terms of power loss in the BCM are:
■ No load power dissipation (PPRI_NL): defined as the power used to power up the module with an enabled powertrain at no load.

- Resistive loss ( $\mathrm{P}_{\mathrm{RSEC}}$ ): refers to the power loss across the BCM modeled as pure resistive impedance.

$$
\begin{equation*}
P_{\text {DISSIPATED }}=P_{P R I \_N L}+P_{R_{S E C}} \tag{10}
\end{equation*}
$$

Therefore,

$$
\begin{equation*}
P_{\text {SEC_OUT }}=P_{\text {PRI_IN }}-P_{\text {DISSIPATED }}=P_{\text {PRI_IN }}-P_{\text {PRI_NL }}-P_{R_{S E C}} \tag{11}
\end{equation*}
$$

The above relations can be combined to calculate the overall module efficiency:

$$
\begin{align*}
\eta & =\frac{P_{\text {SEC_OUT }}}{P_{\text {PRI_IN }}}=\frac{P_{P R I \_I N}-P_{P R I \_N L}-P_{R_{S E C}}}{P_{P R I \_I N}}  \tag{12}\\
& =\frac{V_{P R I} \bullet I_{P R I}-P_{P R I \_N L}-\left(I_{S E C}\right)^{2} \bullet R_{S E C}}{V_{P R I} \bullet I_{P R I}} \\
& =1-\left(\frac{P_{P R I \_N L}+\left(I_{S E C}\right)^{2} \bullet R_{S E C}}{V_{P R I I} \cdot I_{P R I}}\right)
\end{align*}
$$

## Input and Output Filter Design

A major advantage of BCM systems versus conventional PWM converters is that the transformer based BCM does not require external filtering to function properly. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of primary voltage and secondary current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

## - Guarantee low source impedance:

To take full advantage of the BCM's dynamic response, the impedance presented to its primary terminals must be low from DC to approximately 5 MHz . The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100 nH , the input should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200 nH , the RC damper may be as high as $1 \mu \mathrm{~F}$ in series with $0.3 \Omega$. A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

- Further reduce primary and/or secondary voltage ripple without sacrificing dynamic response:
Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the primary source will appear at the secondary of the module multiplied by its K factor.
Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and induce stresses:
The module primary/secondary voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating primary range. Even when disabled, the powertrain is exposed to the applied voltage and the power MOSFETs must withstand it.
Total load capacitance at the secondary of the BCM shall not exceed the specified maximum. Owing to the wide bandwidth and low secondary impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the primary of the module. At frequencies $<500 \mathrm{kHz}$ the module appears as an impedance of $R_{\text {SEC }}$ between the source and load.
Within this frequency range, capacitance at the primary appears as effective capacitance on the secondary per the relationship defined in Equation 13.

$$
\begin{equation*}
C_{S E C \_E X T}=\frac{C_{P R I_{-} E X T}}{K^{2}} \tag{13}
\end{equation*}
$$

This enables a reduction in the size and number of capacitors used in a typical system.

## Thermal Considerations

The ChiPTM module provides a high degree of flexibility in that it presents three pathways to remove heat from the internal power-dissipating components. Heat may be removed from the top surface, the bottom surface and the leads. The extent to which these three surfaces are cooled is a key component in determining the maximum current that is available from a ChiP, as can be seen from Figure 1.
Since the ChiP has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a system-level thermal solution. Given that there are three pathways to remove heat from the ChiP, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for a BCM6123 ChiP in an application where the top, bottom, and leads are cooled. In this case, the BCM power dissipation is PD TOTAL and the three surface temperatures are represented as $\mathrm{T}_{\text {CASE_TOP, }}$ $\mathrm{T}_{\text {CASE_Bottom }}$, and $\mathrm{T}_{\text {LEADS }}$. This thermal system can now be very easily analyzed using a SPICE simulator with simple resistors, voltage sources, and a current source. The results of the simulation provide an estimate of heat flow through the various dissipation pathways as well as internal temperature.


Figure 22 - Top case, bottom case and leads thermal model
Alternatively, equations can be written around this circuit and analyzed algebraically:

$$
\begin{aligned}
& T_{\text {INT }}-P D_{1} \cdot \theta_{\text {INT-TOP }}=T_{\text {CASE_TOP }} \\
& T_{\text {INT }}-P D_{2} \cdot \theta_{\text {INT-BOTTOM }}=T_{\text {CASE_BOTTOM }} \\
& T_{\text {INT }}-P D_{3} \cdot \theta_{\text {INT-LEADS }}=T_{\text {LEADS }} \\
& P D_{\text {TOTAL }}=P D_{I}+P D_{2}+P D_{3}
\end{aligned}
$$

Where $\mathrm{T}_{\text {INT }}$ represents the internal temperature and $\mathrm{PD}_{1}, \mathrm{PD}_{2}$, and $\mathrm{PD}_{3}$ represent the heat flow through the top side, bottom side, and leads, respectively.


Figure 23 - Top case and leads thermal model

Figure 23 shows a scenario where there is no bottom side cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:

$$
\begin{aligned}
& T_{\text {INT }}-P D_{1} \bullet \theta_{\text {INTTOP }}=T_{\text {CASE_TOP }} \\
& T_{\text {INT }}-P D_{3} \bullet \theta_{\text {INTLEADS }}=T_{\text {LEADS }} \\
& P D_{\text {TOTAL }}=P D_{1}+P D_{3}
\end{aligned}
$$



Figure 24 - Top case thermal model
Figure 24 shows a scenario where there is no bottom side and leads cooling. In this case, the heat flow paths to the bottom and leads are left open and the equations now simplify to:

$$
\begin{aligned}
& T_{\text {INT }}-P D_{I} \bullet \theta_{\text {INT-TOP }}=T_{\text {CASE_TOP }} \\
& P D_{\text {TOTAL }}=P D_{1}
\end{aligned}
$$

Please note that Vicor has a suite of online tools, including a simulator and thermal estimator that greatly simplify the task of determining whether or not a BCM thermal configuration is valid for a given condition. These tools can be found at:
http://www.vicorpower.com/powerbench.

## Current Sharing

The performance of the BCM topology is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCMs of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load. Ensuring equal current sharing among modules requires that BCM array impedances be matched.
Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- A dedicated input filter for each BCM in an array is required to prevent circulating currents.
For further details see:
AN:016 Using BCM Bus Converters in High Power Arrays.


Figure 25 - BCM parallel array

## Fuse Selection

In order to provide flexibility in configuring power systems, ChiPTM modules are not internally fused. Input line fusing of ChiP products is recommended at the system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating
(usually greater than maximum current of BCM)
- Maximum voltage rating
(usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting $I^{2} \mathrm{t}$
- Recommend fuse: See safety agency approvals.


## Reverse Operation

BCMs are capable of reverse power operation. Once the unit is started, energy will be transferred from the secondary back to the primary whenever the secondary voltage exceeds $\mathrm{V}_{\text {PRI }} \bullet \mathrm{K}$. The module will continue operation in this fashion for as long as no faults occur.

Transient operation in reverse is expected in cases where there is significant energy storage on the output and transient voltages appear on the input.

The BCM6123xD1E1368y0R and BCM6123xD1E1368yOP are both qualified for continuous operation in reverse power condition. A primary voltage of $V_{\text {PRI_DC }}>V_{\text {PRI_UVLO+_R }}$ must be applied first to allow the primary reference controller and power train to start. Continuous operation in reverse is then possible after a successful start up.

## BCM Through-Hole Package Mechanical Drawing and Recommended Land Pattern



## Revision History

| Revision | Date | Description | Page Number(s) |
| :---: | :---: | :---: | :---: |
| 1.0 | 08/04/16 | Release of current data sheet with new part number | n/a |
| 1.1 | 04/20/17 | Revised reverse direction output resistance min and max Include 3 phase AIM Typical Application Content improvements | $\begin{gathered} 8 \\ 3 \\ \text { All } \end{gathered}$ |
| 1.2 | 07/28/17 | Updated height specification | 1, 21, 28 |
| 1.3 | 07/16/18 | Implemented content improvements Made typo corrections to figures $14-16$ | $\begin{gathered} \text { All } \\ 19-20 \end{gathered}$ |
| 1.4 | 06/19/19 | Updated Enable/Disable control restart time description Corrected functional reporting range for output voltage (8Bh) | $\begin{gathered} 12,16 \\ 15 \end{gathered}$ |

Please note: Page added in Rev 1.1

# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems. 

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

Visit http://www.vicorpower.com/dc-dc/isolated-fixed-ratio/hv-bus-converter-module for the latest product information.

## Vicor's Standard Terms and Conditions and Product Warranty

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

## Life Support Policy

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

## Intellectual Property Notice

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.
The products described on this data sheet are protected by the following U.S. Patents Numbers:
$6,911,848 ; 6,930,893 ; 6,934,166 ; 7,145,786 ; 7,782,639 ; 8,427,269$ and for use under 6,975,098 and 6,984,965.

Contact Us: http://www.vicorpower.com/contact-us

## Vicor Corporation

25 Frontage Road
Andover, MA, USA 01810
Tel: 800-735-6200
Fax: 978-475-6715
www.vicorpower.com
email
Customer Service: custserv@vicorpower.com
Technical Support: apps@vicorpower.com
©2017-2019 Vicor Corporation. All rights reserved. The Vicor name is a registered trademark of Vicor Corporation.

All other trademarks, product names, logos and brands are property of their respective owners.


[^0]:    ${ }^{[b]}$ For proper operation an external low impedance connection must be made between listed $-\mathrm{V}_{\text {SEC }} 1$ and $-\mathrm{V}_{\mathrm{SEC}} 2$ terminals.

